stm32mp13-resets.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /* SPDX-License-Identifier: GPL-2.0 or BSD-3-Clause */
  2. /*
  3. * Copyright (C) STMicroelectronics 2022 - All Rights Reserved
  4. * Author: Gabriel Fernandez <gabriel.fernandez@st.com> for STMicroelectronics.
  5. */
  6. #ifndef _DT_BINDINGS_STM32MP13_RESET_H_
  7. #define _DT_BINDINGS_STM32MP13_RESET_H_
  8. #define TIM2_R 13568
  9. #define TIM3_R 13569
  10. #define TIM4_R 13570
  11. #define TIM5_R 13571
  12. #define TIM6_R 13572
  13. #define TIM7_R 13573
  14. #define LPTIM1_R 13577
  15. #define SPI2_R 13579
  16. #define SPI3_R 13580
  17. #define USART3_R 13583
  18. #define UART4_R 13584
  19. #define UART5_R 13585
  20. #define UART7_R 13586
  21. #define UART8_R 13587
  22. #define I2C1_R 13589
  23. #define I2C2_R 13590
  24. #define SPDIF_R 13594
  25. #define TIM1_R 13632
  26. #define TIM8_R 13633
  27. #define SPI1_R 13640
  28. #define USART6_R 13645
  29. #define SAI1_R 13648
  30. #define SAI2_R 13649
  31. #define DFSDM_R 13652
  32. #define FDCAN_R 13656
  33. #define LPTIM2_R 13696
  34. #define LPTIM3_R 13697
  35. #define LPTIM4_R 13698
  36. #define LPTIM5_R 13699
  37. #define SYSCFG_R 13707
  38. #define VREF_R 13709
  39. #define DTS_R 13712
  40. #define PMBCTRL_R 13713
  41. #define LTDC_R 13760
  42. #define DCMIPP_R 13761
  43. #define DDRPERFM_R 13768
  44. #define USBPHY_R 13776
  45. #define STGEN_R 13844
  46. #define USART1_R 13888
  47. #define USART2_R 13889
  48. #define SPI4_R 13890
  49. #define SPI5_R 13891
  50. #define I2C3_R 13892
  51. #define I2C4_R 13893
  52. #define I2C5_R 13894
  53. #define TIM12_R 13895
  54. #define TIM13_R 13896
  55. #define TIM14_R 13897
  56. #define TIM15_R 13898
  57. #define TIM16_R 13899
  58. #define TIM17_R 13900
  59. #define DMA1_R 13952
  60. #define DMA2_R 13953
  61. #define DMAMUX1_R 13954
  62. #define DMA3_R 13955
  63. #define DMAMUX2_R 13956
  64. #define ADC1_R 13957
  65. #define ADC2_R 13958
  66. #define USBO_R 13960
  67. #define GPIOA_R 14080
  68. #define GPIOB_R 14081
  69. #define GPIOC_R 14082
  70. #define GPIOD_R 14083
  71. #define GPIOE_R 14084
  72. #define GPIOF_R 14085
  73. #define GPIOG_R 14086
  74. #define GPIOH_R 14087
  75. #define GPIOI_R 14088
  76. #define TSC_R 14095
  77. #define PKA_R 14146
  78. #define SAES_R 14147
  79. #define CRYP1_R 14148
  80. #define HASH1_R 14149
  81. #define RNG1_R 14150
  82. #define AXIMC_R 14160
  83. #define MDMA_R 14208
  84. #define MCE_R 14209
  85. #define ETH1MAC_R 14218
  86. #define FMC_R 14220
  87. #define QSPI_R 14222
  88. #define SDMMC1_R 14224
  89. #define SDMMC2_R 14225
  90. #define CRC1_R 14228
  91. #define USBH_R 14232
  92. #define ETH2MAC_R 14238
  93. #endif /* _DT_BINDINGS_STM32MP13_RESET_H_ */