Home Explore Help
Sign In
OWEALs
/
arm-trusted-firmware
mirror of https://github.com/ARM-software/arm-trusted-firmware
2
0
Fork 0
Files Issues 1 Wiki
Tree: 3951baa6a6
Branches Tags
arm-trusted-fir...
/
plat
/
mediatek
/
mt8195
/
drivers
/
dfd
/
plat_dfd.h

plat_dfd.h 3.0 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485 
  1. /*
    2. 

  2.  * Copyright (c) 2021, MediaTek Inc. All rights reserved.
    3. 

  3.  *
    4. 

  4.  * SPDX-License-Identifier: BSD-3-Clause
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef PLAT_DFD_H
    8. 

  8. #define PLAT_DFD_H
    9. 

  9. 

  10. #include <arch_helpers.h>
    11. 

  11. #include <lib/mmio.h>
    12. 

  12. #include <platform_def.h>
    13. 

  13. 

  14. #define sync_writel(addr, val)	do { mmio_write_32((addr), (val)); \
    15. 

  15. 				dsbsy(); \
    16. 

  16. 				} while (0)
    17. 

  17. 

  18. #define PLAT_MTK_DFD_SETUP_MAGIC		(0x99716150)
    19. 

  19. #define PLAT_MTK_DFD_READ_MAGIC			(0x99716151)
    20. 

  20. #define PLAT_MTK_DFD_WRITE_MAGIC		(0x99716152)
    21. 

  21. 

  22. #define MTK_DRM_LATCH_CTL1                      (DRM_BASE + 0x40)
    23. 

  23. #define MTK_DRM_LATCH_CTL2			(DRM_BASE + 0x44)
    24. 

  24. 

  25. #define MTK_WDT_BASE				(RGU_BASE)
    26. 

  26. #define MTK_WDT_INTERVAL			(MTK_WDT_BASE + 0x10)
    27. 

  27. #define MTK_WDT_LATCH_CTL2			(MTK_WDT_BASE + 0x48)
    28. 

  28. 

  29. #define MCU_BIU_BASE				(MCUCFG_BASE)
    30. 

  30. #define MISC1_CFG_BASE				(MCU_BIU_BASE + 0xE040)
    31. 

  31. #define DFD_INTERNAL_CTL			(MISC1_CFG_BASE + 0x00)
    32. 

  32. #define DFD_INTERNAL_PWR_ON			(MISC1_CFG_BASE + 0x08)
    33. 

  33. #define DFD_CHAIN_LENGTH0			(MISC1_CFG_BASE + 0x0C)
    34. 

  34. #define DFD_INTERNAL_SHIFT_CLK_RATIO		(MISC1_CFG_BASE + 0x10)
    35. 

  35. #define DFD_CHAIN_LENGTH1			(MISC1_CFG_BASE + 0x1C)
    36. 

  36. #define DFD_CHAIN_LENGTH2			(MISC1_CFG_BASE + 0x20)
    37. 

  37. #define DFD_CHAIN_LENGTH3			(MISC1_CFG_BASE + 0x24)
    38. 

  38. #define DFD_INTERNAL_TEST_SO_0			(MISC1_CFG_BASE + 0x28)
    39. 

  39. #define DFD_INTERNAL_NUM_OF_TEST_SO_GROUP	(MISC1_CFG_BASE + 0x30)
    40. 

  40. #define DFD_INTERNAL_TEST_SO_OVER_64		(MISC1_CFG_BASE + 0x34)
    41. 

  41. #define DFD_INTERNAL_SW_NS_TRIGGER		(MISC1_CFG_BASE + 0x3c)
    42. 

  42. #define DFD_V30_CTL				(MISC1_CFG_BASE + 0x48)
    43. 

  43. #define DFD_V30_BASE_ADDR			(MISC1_CFG_BASE + 0x4C)
    44. 

  44. #define DFD_POWER_CTL				(MISC1_CFG_BASE + 0x50)
    45. 

  45. #define DFD_TEST_SI_0				(MISC1_CFG_BASE + 0x58)
    46. 

  46. #define DFD_TEST_SI_1				(MISC1_CFG_BASE + 0x5C)
    47. 

  47. #define DFD_CLEAN_STATUS			(MISC1_CFG_BASE + 0x60)
    48. 

  48. #define DFD_TEST_SI_2				(MISC1_CFG_BASE + 0x1D8)
    49. 

  49. #define DFD_TEST_SI_3				(MISC1_CFG_BASE + 0x1DC)
    50. 

  50. #define DFD_READ_ADDR				(MISC1_CFG_BASE + 0x1E8)
    51. 

  51. #define DFD_HW_TRIGGER_MASK			(MISC1_CFG_BASE + 0xBC)
    52. 

  52. 

  53. #define DFD_V35_ENABLE				(MCU_BIU_BASE + 0xE0A8)
    54. 

  54. #define DFD_V35_TAP_NUMBER			(MCU_BIU_BASE + 0xE0AC)
    55. 

  55. #define DFD_V35_TAP_EN				(MCU_BIU_BASE + 0xE0B0)
    56. 

  56. #define DFD_V35_CTL				(MCU_BIU_BASE + 0xE0B4)
    57. 

  57. #define DFD_V35_SEQ0_0				(MCU_BIU_BASE + 0xE0C0)
    58. 

  58. #define DFD_V35_SEQ0_1				(MCU_BIU_BASE + 0xE0C4)
    59. 

  59. #define DFD_V50_GROUP_0_63_DIFF			(MCU_BIU_BASE + 0xE2AC)
    60. 

  60. 

  61. #define DFD_O_PROTECT_EN_REG			(0x10001220)
    62. 

  62. #define DFD_O_INTRF_MCU_PWR_CTL_MASK		(0x10001A3C)
    63. 

  63. #define DFD_O_SET_BASEADDR_REG			(0x10043000)
    64. 

  64. #define DFD_O_REG_0				(0x10001390)
    65. 

  65. 

  66. #define DFD_CACHE_DUMP_ENABLE			1U
    67. 

  67. #define DFD_PARITY_ERR_TRIGGER			2U
    68. 

  68. 

  69. #define	DFD_V35_TAP_EN_VAL			(0x43FF)
    70. 

  70. #define	DFD_V35_SEQ0_0_VAL			(0x63668820)
    71. 

  71. #define DFD_READ_ADDR_VAL			(0x40000008)
    72. 

  72. #define DFD_CHAIN_LENGTH_VAL			(0xFFFFFFFF)
    73. 

  73. 

  74. #define MTK_WDT_LATCH_CTL2_VAL			(0x9507FFFF)
    75. 

  75. #define MTK_WDT_INTERVAL_VAL			(0x6600000A)
    76. 

  76. #define MTK_DRM_LATCH_CTL2_VAL			(0x950600C8)
    77. 

  77. #define MTK_DRM_LATCH_CTL2_CACHE_VAL		(0x95065DC0)
    78. 

  78. 

  79. #define MTK_DRM_LATCH_CTL1_VAL			(0x95000013)
    80. 

  80. 

  81. void dfd_resume(void);
    82. 

  82. uint64_t dfd_smc_dispatcher(uint64_t arg0, uint64_t arg1,
    83. 

  83. 			    uint64_t arg2, uint64_t arg3);
    84. 

  84. 

  85. #endif /* PLAT_DFD_H */
    86.