fvp_bl1_setup.c 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * Copyright (c) 2013-2021, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #include <assert.h>
  7. #include <errno.h>
  8. #include <bl1/bl1.h>
  9. #include <common/tbbr/tbbr_img_def.h>
  10. #include <drivers/arm/smmu_v3.h>
  11. #include <drivers/arm/sp805.h>
  12. #include <lib/mmio.h>
  13. #include <plat/arm/common/arm_config.h>
  14. #include <plat/arm/common/plat_arm.h>
  15. #include <plat/arm/common/arm_def.h>
  16. #include <plat/common/platform.h>
  17. #include "fvp_private.h"
  18. /*******************************************************************************
  19. * Perform any BL1 specific platform actions.
  20. ******************************************************************************/
  21. void bl1_early_platform_setup(void)
  22. {
  23. arm_bl1_early_platform_setup();
  24. /* Initialize the platform config for future decision making */
  25. fvp_config_setup();
  26. /*
  27. * Initialize Interconnect for this cluster during cold boot.
  28. * No need for locks as no other CPU is active.
  29. */
  30. fvp_interconnect_init();
  31. /*
  32. * Enable coherency in Interconnect for the primary CPU's cluster.
  33. */
  34. fvp_interconnect_enable();
  35. }
  36. void plat_arm_secure_wdt_start(void)
  37. {
  38. sp805_start(ARM_SP805_TWDG_BASE, ARM_TWDG_LOAD_VAL);
  39. }
  40. void plat_arm_secure_wdt_stop(void)
  41. {
  42. sp805_stop(ARM_SP805_TWDG_BASE);
  43. }
  44. void bl1_platform_setup(void)
  45. {
  46. arm_bl1_platform_setup();
  47. /* Initialize System level generic or SP804 timer */
  48. fvp_timer_init();
  49. /* On FVP RevC, initialize SMMUv3 */
  50. if ((arm_config.flags & ARM_CONFIG_FVP_HAS_SMMUV3) != 0U)
  51. smmuv3_security_init(PLAT_FVP_SMMUV3_BASE);
  52. }
  53. __dead2 void bl1_plat_fwu_done(void *client_cookie, void *reserved)
  54. {
  55. uint32_t nv_flags = mmio_read_32(V2M_SYS_NVFLAGS_ADDR);
  56. /* Clear the NV flags register. */
  57. mmio_write_32((V2M_SYSREGS_BASE + V2M_SYS_NVFLAGSCLR),
  58. nv_flags);
  59. /* Setup the watchdog to reset the system as soon as possible */
  60. sp805_refresh(ARM_SP805_TWDG_BASE, 1U);
  61. while (true)
  62. wfi();
  63. }
  64. /*******************************************************************************
  65. * The following function checks if Firmware update is needed by checking error
  66. * reported in NV flag.
  67. ******************************************************************************/
  68. bool plat_arm_bl1_fwu_needed(void)
  69. {
  70. int32_t nv_flags = (int32_t)mmio_read_32(V2M_SYS_NVFLAGS_ADDR);
  71. /* if image load/authentication failed */
  72. return ((nv_flags == -EAUTH) || (nv_flags == -ENOENT));
  73. }