platform_t194.mk 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. #
  2. # Copyright (c) 2019-2023, NVIDIA CORPORATION. All rights reserved.
  3. #
  4. # SPDX-License-Identifier: BSD-3-Clause
  5. #
  6. include common/fdt_wrappers.mk
  7. ARM_ARCH_MAJOR := 8
  8. ARM_ARCH_MINOR := 2
  9. # platform configs
  10. ENABLE_CONSOLE_SPE := 1
  11. $(eval $(call add_define,ENABLE_CONSOLE_SPE))
  12. ENABLE_STRICT_CHECKING_MODE := 1
  13. $(eval $(call add_define,ENABLE_STRICT_CHECKING_MODE))
  14. USE_GPC_DMA := 1
  15. $(eval $(call add_define,USE_GPC_DMA))
  16. RESET_TO_BL31 := 1
  17. PROGRAMMABLE_RESET_ADDRESS := 1
  18. COLD_BOOT_SINGLE_CPU := 1
  19. # platform settings
  20. TZDRAM_BASE := 0x40000000
  21. $(eval $(call add_define,TZDRAM_BASE))
  22. MAX_XLAT_TABLES := 25
  23. $(eval $(call add_define,MAX_XLAT_TABLES))
  24. MAX_MMAP_REGIONS := 30
  25. $(eval $(call add_define,MAX_MMAP_REGIONS))
  26. # enable RAS handling
  27. HANDLE_EA_EL3_FIRST_NS := 1
  28. ENABLE_FEAT_RAS := 1
  29. # platform files
  30. PLAT_INCLUDES += -Iplat/nvidia/tegra/include/t194 \
  31. -I${SOC_DIR}/drivers/include
  32. BL31_SOURCES += ${TEGRA_GICv2_SOURCES} \
  33. drivers/ti/uart/aarch64/16550_console.S \
  34. lib/cpus/aarch64/denver.S \
  35. ${TEGRA_DRIVERS}/bpmp_ipc/intf.c \
  36. ${TEGRA_DRIVERS}/bpmp_ipc/ivc.c \
  37. ${TEGRA_DRIVERS}/memctrl/memctrl_v2.c \
  38. ${TEGRA_DRIVERS}/smmu/smmu.c \
  39. ${SOC_DIR}/drivers/mce/mce.c \
  40. ${SOC_DIR}/drivers/mce/nvg.c \
  41. ${SOC_DIR}/drivers/mce/aarch64/nvg_helpers.S \
  42. ${SOC_DIR}/drivers/se/se.c \
  43. ${SOC_DIR}/plat_memctrl.c \
  44. ${SOC_DIR}/plat_psci_handlers.c \
  45. ${SOC_DIR}/plat_setup.c \
  46. ${SOC_DIR}/plat_secondary.c \
  47. ${SOC_DIR}/plat_sip_calls.c \
  48. ${SOC_DIR}/plat_smmu.c \
  49. ${SOC_DIR}/plat_trampoline.S
  50. ifeq (${USE_GPC_DMA}, 1)
  51. BL31_SOURCES += ${TEGRA_DRIVERS}/gpcdma/gpcdma.c
  52. endif
  53. ifeq (${ENABLE_CONSOLE_SPE},1)
  54. BL31_SOURCES += ${TEGRA_DRIVERS}/spe/shared_console.S
  55. endif
  56. # RAS sources
  57. ifeq (${ENABLE_FEAT_RAS}-${HANDLE_EA_EL3_FIRST_NS},1-1)
  58. BL31_SOURCES += lib/extensions/ras/std_err_record.c \
  59. lib/extensions/ras/ras_common.c \
  60. ${SOC_DIR}/plat_ras.c
  61. endif
  62. # SPM dispatcher
  63. ifeq (${SPD},spmd)
  64. include lib/libfdt/libfdt.mk
  65. # sources to support spmd
  66. BL31_SOURCES += plat/common/plat_spmd_manifest.c \
  67. ${LIBFDT_SRCS}
  68. BL31_SOURCES += ${FDT_WRAPPERS_SOURCES}
  69. endif