Kalyani Chidambaram Vaidyanathan cb6c8efc4f fix(tegra210): mark bits [23:17] as zero for Fast SMCs 1 vuosi sitten
..
drivers 35aa1c1e51 Tegra210: SE: switch SE clock source to CLK_M 4 vuotta sitten
plat_psci_handlers.c 96d07af402 feat(tegra): implement 'pwr_domain_off_early' handler 1 vuosi sitten
plat_secondary.c 09d40e0e08 Sanitise includes across codebase 6 vuotta sitten
plat_setup.c 3ff448f9a7 Tegra: add platform specific 'runtime_setup' handler 4 vuotta sitten
plat_sip_calls.c cb6c8efc4f fix(tegra210): mark bits [23:17] as zero for Fast SMCs 1 vuosi sitten
platform_t210.mk 7581dc8958 Tegra: platform specific GIC sources 4 vuotta sitten