cci400.c 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions are met:
  6. *
  7. * Redistributions of source code must retain the above copyright notice, this
  8. * list of conditions and the following disclaimer.
  9. *
  10. * Redistributions in binary form must reproduce the above copyright notice,
  11. * this list of conditions and the following disclaimer in the documentation
  12. * and/or other materials provided with the distribution.
  13. *
  14. * Neither the name of ARM nor the names of its contributors may be used
  15. * to endorse or promote products derived from this software without specific
  16. * prior written permission.
  17. *
  18. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  19. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  20. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  21. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
  22. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  23. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  24. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  25. * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  26. * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  27. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  28. * POSSIBILITY OF SUCH DAMAGE.
  29. */
  30. #include <assert.h>
  31. #include <platform.h>
  32. #include <cci400.h>
  33. static inline unsigned long get_slave_iface_base(unsigned long mpidr)
  34. {
  35. return CCI400_BASE + SLAVE_IFACE_OFFSET(CCI400_SL_IFACE_INDEX(mpidr));
  36. }
  37. void cci_enable_coherency(unsigned long mpidr)
  38. {
  39. /* Enable Snoops and DVM messages */
  40. mmio_write_32(get_slave_iface_base(mpidr) + SNOOP_CTRL_REG,
  41. DVM_EN_BIT | SNOOP_EN_BIT);
  42. /* Wait for the dust to settle down */
  43. while (mmio_read_32(CCI400_BASE + STATUS_REG) & CHANGE_PENDING_BIT)
  44. ;
  45. }
  46. void cci_disable_coherency(unsigned long mpidr)
  47. {
  48. /* Disable Snoops and DVM messages */
  49. mmio_write_32(get_slave_iface_base(mpidr) + SNOOP_CTRL_REG,
  50. ~(DVM_EN_BIT | SNOOP_EN_BIT));
  51. /* Wait for the dust to settle down */
  52. while (mmio_read_32(CCI400_BASE + STATUS_REG) & CHANGE_PENDING_BIT)
  53. ;
  54. }