| .. |
|
s10_clock_manager.h
|
d0e400b3c6
fix(intel): revert back to use L4 clock
|
10 months ago |
|
s10_memory_controller.h
|
3dcb94dd84
intel: Enable bridge access in Intel platform
|
4 years ago |
|
s10_mmc.h
|
bb0fcc7e01
feat(intel): add SMPLSEL and DRVSEL setup for Stratix 10 MMC
|
2 years ago |
|
s10_pinmux.h
|
328718f254
intel: Refactor common platform code [1/5]
|
5 years ago |
|
s10_system_manager.h
|
8be16e44cf
feat(intel): support QSPI ECC Linux for Stratix10
|
10 months ago |
|
socfpga_plat_def.h
|
9c653440f6
Merge changes Id85b2541,I4d253e2f into integration
|
10 months ago |
Sandrine Bailleux
9c653440f6
Merge changes Id85b2541,I4d253e2f into integration