| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283 |
- #
- # Copyright (c) 2019-2023, ARM Limited and Contributors. All rights reserved.
- # Copyright (c) 2019-2022, Intel Corporation. All rights reserved.
- #
- # SPDX-License-Identifier: BSD-3-Clause
- #
- PLAT_INCLUDES := \
- -Iplat/intel/soc/stratix10/include/ \
- -Iplat/intel/soc/common/drivers/ \
- -Iplat/intel/soc/common/include/
- # Include GICv2 driver files
- include drivers/arm/gic/v2/gicv2.mk
- AGX_GICv2_SOURCES := \
- ${GICV2_SOURCES} \
- plat/common/plat_gicv2.c
- PLAT_BL_COMMON_SOURCES := \
- ${AGX_GICv2_SOURCES} \
- drivers/delay_timer/delay_timer.c \
- drivers/delay_timer/generic_delay_timer.c \
- drivers/ti/uart/aarch64/16550_console.S \
- lib/xlat_tables/aarch64/xlat_tables.c \
- lib/xlat_tables/xlat_tables_common.c \
- plat/intel/soc/common/aarch64/platform_common.c \
- plat/intel/soc/common/aarch64/plat_helpers.S \
- plat/intel/soc/common/socfpga_delay_timer.c \
- plat/intel/soc/common/soc/socfpga_firewall.c
- BL2_SOURCES += \
- common/desc_image_load.c \
- drivers/mmc/mmc.c \
- drivers/intel/soc/stratix10/io/s10_memmap_qspi.c \
- drivers/io/io_storage.c \
- drivers/io/io_block.c \
- drivers/io/io_fip.c \
- drivers/partition/partition.c \
- drivers/partition/gpt.c \
- drivers/synopsys/emmc/dw_mmc.c \
- lib/cpus/aarch64/cortex_a53.S \
- plat/intel/soc/stratix10/bl2_plat_setup.c \
- plat/intel/soc/stratix10/soc/s10_clock_manager.c \
- plat/intel/soc/stratix10/soc/s10_memory_controller.c \
- plat/intel/soc/stratix10/soc/s10_mmc.c \
- plat/intel/soc/stratix10/soc/s10_pinmux.c \
- plat/intel/soc/common/bl2_plat_mem_params_desc.c \
- plat/intel/soc/common/socfpga_image_load.c \
- plat/intel/soc/common/socfpga_storage.c \
- plat/intel/soc/common/soc/socfpga_emac.c \
- plat/intel/soc/common/soc/socfpga_handoff.c \
- plat/intel/soc/common/soc/socfpga_mailbox.c \
- plat/intel/soc/common/soc/socfpga_reset_manager.c \
- plat/intel/soc/common/drivers/qspi/cadence_qspi.c \
- plat/intel/soc/common/drivers/ddr/ddr.c \
- plat/intel/soc/common/drivers/wdt/watchdog.c
- include lib/zlib/zlib.mk
- PLAT_INCLUDES += -Ilib/zlib
- BL2_SOURCES += $(ZLIB_SOURCES)
- BL31_SOURCES += \
- drivers/arm/cci/cci.c \
- lib/cpus/aarch64/aem_generic.S \
- lib/cpus/aarch64/cortex_a53.S \
- plat/common/plat_psci_common.c \
- plat/intel/soc/stratix10/soc/s10_clock_manager.c \
- plat/intel/soc/stratix10/bl31_plat_setup.c \
- plat/intel/soc/common/socfpga_psci.c \
- plat/intel/soc/common/socfpga_sip_svc.c \
- plat/intel/soc/common/socfpga_sip_svc_v2.c \
- plat/intel/soc/common/socfpga_topology.c \
- plat/intel/soc/common/sip/socfpga_sip_ecc.c \
- plat/intel/soc/common/sip/socfpga_sip_fcs.c \
- plat/intel/soc/common/soc/socfpga_mailbox.c \
- plat/intel/soc/common/soc/socfpga_reset_manager.c
- $(eval $(call add_define,ARM_PRELOADED_DTB_BASE))
- PROGRAMMABLE_RESET_ADDRESS := 0
- RESET_TO_BL2 := 1
- USE_COHERENT_MEM := 1
|
