mtk_dcm_utils.h 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. /*
  2. * Copyright (c) 2021, MediaTek Inc. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #ifndef MTK_DCM_UTILS_H
  7. #define MTK_DCM_UTILS_H
  8. #include <stdbool.h>
  9. #include <mtk_dcm.h>
  10. #include <platform_def.h>
  11. /* Base */
  12. #define MP_CPUSYS_TOP_BASE 0xc538000
  13. #define CPCCFG_REG_BASE 0xc53a800
  14. /* Register Definition */
  15. #define CPCCFG_REG_EMI_WFIFO (CPCCFG_REG_BASE + 0x100)
  16. #define MP_CPUSYS_TOP_BUS_PLLDIV_CFG (MP_CPUSYS_TOP_BASE + 0x22e0)
  17. #define MP_CPUSYS_TOP_CPU_PLLDIV_CFG0 (MP_CPUSYS_TOP_BASE + 0x22a0)
  18. #define MP_CPUSYS_TOP_CPU_PLLDIV_CFG1 (MP_CPUSYS_TOP_BASE + 0x22a4)
  19. #define MP_CPUSYS_TOP_MCSIC_DCM0 (MP_CPUSYS_TOP_BASE + 0x2440)
  20. #define MP_CPUSYS_TOP_MCSI_CFG2 (MP_CPUSYS_TOP_BASE + 0x2418)
  21. #define MP_CPUSYS_TOP_MCUSYS_DCM_CFG0 (MP_CPUSYS_TOP_BASE + 0x25c0)
  22. #define MP_CPUSYS_TOP_MP0_DCM_CFG0 (MP_CPUSYS_TOP_BASE + 0x4880)
  23. #define MP_CPUSYS_TOP_MP0_DCM_CFG7 (MP_CPUSYS_TOP_BASE + 0x489c)
  24. #define MP_CPUSYS_TOP_MP_ADB_DCM_CFG4 (MP_CPUSYS_TOP_BASE + 0x2510)
  25. #define MP_CPUSYS_TOP_MP_MISC_DCM_CFG0 (MP_CPUSYS_TOP_BASE + 0x2518)
  26. bool dcm_mp_cpusys_top_adb_dcm_is_on(void);
  27. void dcm_mp_cpusys_top_adb_dcm(bool on);
  28. bool dcm_mp_cpusys_top_apb_dcm_is_on(void);
  29. void dcm_mp_cpusys_top_apb_dcm(bool on);
  30. bool dcm_mp_cpusys_top_bus_pll_div_dcm_is_on(void);
  31. void dcm_mp_cpusys_top_bus_pll_div_dcm(bool on);
  32. bool dcm_mp_cpusys_top_core_stall_dcm_is_on(void);
  33. void dcm_mp_cpusys_top_core_stall_dcm(bool on);
  34. bool dcm_mp_cpusys_top_cpubiu_dbg_cg_is_on(void);
  35. void dcm_mp_cpusys_top_cpubiu_dbg_cg(bool on);
  36. bool dcm_mp_cpusys_top_cpubiu_dcm_is_on(void);
  37. void dcm_mp_cpusys_top_cpubiu_dcm(bool on);
  38. bool dcm_mp_cpusys_top_cpu_pll_div_0_dcm_is_on(void);
  39. void dcm_mp_cpusys_top_cpu_pll_div_0_dcm(bool on);
  40. bool dcm_mp_cpusys_top_cpu_pll_div_1_dcm_is_on(void);
  41. void dcm_mp_cpusys_top_cpu_pll_div_1_dcm(bool on);
  42. bool dcm_mp_cpusys_top_fcm_stall_dcm_is_on(void);
  43. void dcm_mp_cpusys_top_fcm_stall_dcm(bool on);
  44. bool dcm_mp_cpusys_top_last_cor_idle_dcm_is_on(void);
  45. void dcm_mp_cpusys_top_last_cor_idle_dcm(bool on);
  46. bool dcm_mp_cpusys_top_misc_dcm_is_on(void);
  47. void dcm_mp_cpusys_top_misc_dcm(bool on);
  48. bool dcm_mp_cpusys_top_mp0_qdcm_is_on(void);
  49. void dcm_mp_cpusys_top_mp0_qdcm(bool on);
  50. bool dcm_cpccfg_reg_emi_wfifo_is_on(void);
  51. void dcm_cpccfg_reg_emi_wfifo(bool on);
  52. #endif