cortex_a520.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * Copyright (c) 2021-2024, Arm Limited. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #ifndef CORTEX_A520_H
  7. #define CORTEX_A520_H
  8. #define CORTEX_A520_MIDR U(0x410FD800)
  9. /*******************************************************************************
  10. * CPU Extended Control register specific definitions
  11. ******************************************************************************/
  12. #define CORTEX_A520_CPUACTLR_EL1 S3_0_C15_C1_0
  13. #define CORTEX_A520_CPUECTLR_EL1 S3_0_C15_C1_4
  14. #define CORTEX_A520_CPUECTLR_EL1_EXTLLC_BIT U(0)
  15. /*******************************************************************************
  16. * CPU Auxiliary Control register 1 specific definitions.
  17. ******************************************************************************/
  18. #define CORTEX_A520_CPUACTLR_EL1 S3_0_C15_C1_0
  19. /*******************************************************************************
  20. * CPU Power Control register specific definitions
  21. ******************************************************************************/
  22. #define CORTEX_A520_CPUPWRCTLR_EL1 S3_0_C15_C2_7
  23. #define CORTEX_A520_CPUPWRCTLR_EL1_CORE_PWRDN_BIT U(1)
  24. #ifndef __ASSEMBLER__
  25. #if ERRATA_A520_2938996
  26. long check_erratum_cortex_a520_2938996(long cpu_rev);
  27. #else
  28. static inline long check_erratum_cortex_a520_2938996(long cpu_rev)
  29. {
  30. return 0;
  31. }
  32. #endif /* ERRATA_A520_2938996 */
  33. #endif /* __ASSEMBLER__ */
  34. #endif /* CORTEX_A520_H */