mt_gic_v3.h 922 B

12345678910111213141516171819202122232425262728293031323334
  1. /*
  2. * Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #ifndef MT_GIC_V3_H
  7. #define MT_GIC_V3_H
  8. #include <lib/mmio.h>
  9. #define GIC_INT_MASK (MCUCFG_BASE + 0x5e8)
  10. #define GIC500_ACTIVE_SEL_SHIFT 3
  11. #define GIC500_ACTIVE_SEL_MASK (0x7 << GIC500_ACTIVE_SEL_SHIFT)
  12. #define GIC500_ACTIVE_CPU_SHIFT 16
  13. #define GIC500_ACTIVE_CPU_MASK (0xff << GIC500_ACTIVE_CPU_SHIFT)
  14. #define NR_INT_POL_CTL 20
  15. void mt_gic_driver_init(void);
  16. void mt_gic_init(void);
  17. void mt_gic_set_pending(uint32_t irq);
  18. uint32_t mt_gic_get_pending(uint32_t irq);
  19. void mt_gic_cpuif_enable(void);
  20. void mt_gic_cpuif_disable(void);
  21. void mt_gic_rdistif_init(void);
  22. void mt_gic_distif_save(void);
  23. void mt_gic_distif_restore(void);
  24. void mt_gic_rdistif_save(void);
  25. void mt_gic_rdistif_restore(void);
  26. void mt_gic_sync_dcm_enable(void);
  27. void mt_gic_sync_dcm_disable(void);
  28. #endif /* MT_GIC_V3_H */