stm32mp15xx-dkx.dtsi 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350
  1. // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
  2. /*
  3. * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
  4. * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
  5. */
  6. #include <dt-bindings/clock/stm32mp1-clksrc.h>
  7. #include "stm32mp15-ddr3-1x4Gb-1066-binG.dtsi"
  8. / {
  9. memory@c0000000 {
  10. device_type = "memory";
  11. reg = <0xc0000000 0x20000000>;
  12. };
  13. vin: vin {
  14. compatible = "regulator-fixed";
  15. regulator-name = "vin";
  16. regulator-min-microvolt = <5000000>;
  17. regulator-max-microvolt = <5000000>;
  18. regulator-always-on;
  19. };
  20. };
  21. &bsec {
  22. board_id: board_id@ec {
  23. reg = <0xec 0x4>;
  24. st,non-secure-otp;
  25. };
  26. };
  27. &clk_hse {
  28. st,digbypass;
  29. };
  30. &cpu0{
  31. cpu-supply = <&vddcore>;
  32. };
  33. &cpu1{
  34. cpu-supply = <&vddcore>;
  35. };
  36. &hash1 {
  37. status = "okay";
  38. };
  39. &i2c4 {
  40. pinctrl-names = "default";
  41. pinctrl-0 = <&i2c4_pins_a>;
  42. i2c-scl-rising-time-ns = <185>;
  43. i2c-scl-falling-time-ns = <20>;
  44. clock-frequency = <400000>;
  45. status = "okay";
  46. pmic: stpmic@33 {
  47. compatible = "st,stpmic1";
  48. reg = <0x33>;
  49. interrupts-extended = <&exti_pwr 55 IRQ_TYPE_EDGE_FALLING>;
  50. interrupt-controller;
  51. #interrupt-cells = <2>;
  52. status = "okay";
  53. regulators {
  54. compatible = "st,stpmic1-regulators";
  55. buck1-supply = <&vin>;
  56. buck2-supply = <&vin>;
  57. buck3-supply = <&vin>;
  58. buck4-supply = <&vin>;
  59. ldo1-supply = <&v3v3>;
  60. ldo2-supply = <&vin>;
  61. ldo3-supply = <&vdd_ddr>;
  62. ldo4-supply = <&vin>;
  63. ldo5-supply = <&vin>;
  64. ldo6-supply = <&v3v3>;
  65. vref_ddr-supply = <&vin>;
  66. boost-supply = <&vin>;
  67. pwr_sw1-supply = <&bst_out>;
  68. pwr_sw2-supply = <&bst_out>;
  69. vddcore: buck1 {
  70. regulator-name = "vddcore";
  71. regulator-min-microvolt = <1200000>;
  72. regulator-max-microvolt = <1350000>;
  73. regulator-always-on;
  74. regulator-initial-mode = <0>;
  75. regulator-over-current-protection;
  76. };
  77. vdd_ddr: buck2 {
  78. regulator-name = "vdd_ddr";
  79. regulator-min-microvolt = <1350000>;
  80. regulator-max-microvolt = <1350000>;
  81. regulator-always-on;
  82. regulator-initial-mode = <0>;
  83. regulator-over-current-protection;
  84. };
  85. vdd: buck3 {
  86. regulator-name = "vdd";
  87. regulator-min-microvolt = <3300000>;
  88. regulator-max-microvolt = <3300000>;
  89. regulator-always-on;
  90. st,mask-reset;
  91. regulator-initial-mode = <0>;
  92. regulator-over-current-protection;
  93. };
  94. v3v3: buck4 {
  95. regulator-name = "v3v3";
  96. regulator-min-microvolt = <3300000>;
  97. regulator-max-microvolt = <3300000>;
  98. regulator-always-on;
  99. regulator-over-current-protection;
  100. regulator-initial-mode = <0>;
  101. };
  102. v1v8_audio: ldo1 {
  103. regulator-name = "v1v8_audio";
  104. regulator-min-microvolt = <1800000>;
  105. regulator-max-microvolt = <1800000>;
  106. regulator-always-on;
  107. };
  108. v3v3_hdmi: ldo2 {
  109. regulator-name = "v3v3_hdmi";
  110. regulator-min-microvolt = <3300000>;
  111. regulator-max-microvolt = <3300000>;
  112. regulator-always-on;
  113. };
  114. vtt_ddr: ldo3 {
  115. regulator-name = "vtt_ddr";
  116. regulator-min-microvolt = <500000>;
  117. regulator-max-microvolt = <750000>;
  118. regulator-always-on;
  119. regulator-over-current-protection;
  120. };
  121. vdd_usb: ldo4 {
  122. regulator-name = "vdd_usb";
  123. regulator-min-microvolt = <3300000>;
  124. regulator-max-microvolt = <3300000>;
  125. regulator-always-on;
  126. };
  127. vdda: ldo5 {
  128. regulator-name = "vdda";
  129. regulator-min-microvolt = <2900000>;
  130. regulator-max-microvolt = <2900000>;
  131. regulator-boot-on;
  132. };
  133. v1v2_hdmi: ldo6 {
  134. regulator-name = "v1v2_hdmi";
  135. regulator-min-microvolt = <1200000>;
  136. regulator-max-microvolt = <1200000>;
  137. regulator-always-on;
  138. };
  139. vref_ddr: vref_ddr {
  140. regulator-name = "vref_ddr";
  141. regulator-always-on;
  142. regulator-over-current-protection;
  143. };
  144. bst_out: boost {
  145. regulator-name = "bst_out";
  146. };
  147. vbus_otg: pwr_sw1 {
  148. regulator-name = "vbus_otg";
  149. };
  150. vbus_sw: pwr_sw2 {
  151. regulator-name = "vbus_sw";
  152. regulator-active-discharge = <1>;
  153. };
  154. };
  155. };
  156. };
  157. &iwdg2 {
  158. timeout-sec = <32>;
  159. status = "okay";
  160. secure-status = "okay";
  161. };
  162. &pwr_regulators {
  163. vdd-supply = <&vdd>;
  164. vdd_3v3_usbfs-supply = <&vdd_usb>;
  165. };
  166. &rcc {
  167. secure-status = "disabled";
  168. st,clksrc = <
  169. CLK_MPU_PLL1P
  170. CLK_AXI_PLL2P
  171. CLK_MCU_PLL3P
  172. CLK_PLL12_HSE
  173. CLK_PLL3_HSE
  174. CLK_PLL4_HSE
  175. CLK_RTC_LSE
  176. CLK_MCO1_DISABLED
  177. CLK_MCO2_DISABLED
  178. >;
  179. st,clkdiv = <
  180. 1 /*MPU*/
  181. 0 /*AXI*/
  182. 0 /*MCU*/
  183. 1 /*APB1*/
  184. 1 /*APB2*/
  185. 1 /*APB3*/
  186. 1 /*APB4*/
  187. 2 /*APB5*/
  188. 23 /*RTC*/
  189. 0 /*MCO1*/
  190. 0 /*MCO2*/
  191. >;
  192. st,pkcs = <
  193. CLK_CKPER_HSE
  194. CLK_FMC_ACLK
  195. CLK_QSPI_ACLK
  196. CLK_ETH_DISABLED
  197. CLK_SDMMC12_PLL4P
  198. CLK_DSI_DSIPLL
  199. CLK_STGEN_HSE
  200. CLK_USBPHY_HSE
  201. CLK_SPI2S1_PLL3Q
  202. CLK_SPI2S23_PLL3Q
  203. CLK_SPI45_HSI
  204. CLK_SPI6_HSI
  205. CLK_I2C46_HSI
  206. CLK_SDMMC3_PLL4P
  207. CLK_USBO_USBPHY
  208. CLK_ADC_CKPER
  209. CLK_CEC_LSE
  210. CLK_I2C12_HSI
  211. CLK_I2C35_HSI
  212. CLK_UART1_HSI
  213. CLK_UART24_HSI
  214. CLK_UART35_HSI
  215. CLK_UART6_HSI
  216. CLK_UART78_HSI
  217. CLK_SPDIF_PLL4P
  218. CLK_FDCAN_PLL4R
  219. CLK_SAI1_PLL3Q
  220. CLK_SAI2_PLL3Q
  221. CLK_SAI3_PLL3Q
  222. CLK_SAI4_PLL3Q
  223. CLK_RNG1_LSI
  224. CLK_RNG2_LSI
  225. CLK_LPTIM1_PCLK1
  226. CLK_LPTIM23_PCLK3
  227. CLK_LPTIM45_LSE
  228. >;
  229. /* VCO = 1300.0 MHz => P = 650 (CPU) */
  230. pll1: st,pll@0 {
  231. compatible = "st,stm32mp1-pll";
  232. reg = <0>;
  233. cfg = < 2 80 0 0 0 PQR(1,0,0) >;
  234. frac = < 0x800 >;
  235. };
  236. /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */
  237. pll2: st,pll@1 {
  238. compatible = "st,stm32mp1-pll";
  239. reg = <1>;
  240. cfg = <2 65 1 0 0 PQR(1,1,1)>;
  241. frac = <0x1400>;
  242. };
  243. /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */
  244. pll3: st,pll@2 {
  245. compatible = "st,stm32mp1-pll";
  246. reg = <2>;
  247. cfg = <1 33 1 16 36 PQR(1,1,1)>;
  248. frac = <0x1a04>;
  249. };
  250. /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */
  251. pll4: st,pll@3 {
  252. compatible = "st,stm32mp1-pll";
  253. reg = <3>;
  254. cfg = <3 98 5 7 7 PQR(1,1,1)>;
  255. };
  256. };
  257. &rng1 {
  258. status = "okay";
  259. };
  260. &rtc {
  261. status = "okay";
  262. };
  263. &sdmmc1 {
  264. pinctrl-names = "default";
  265. pinctrl-0 = <&sdmmc1_b4_pins_a>;
  266. disable-wp;
  267. st,neg-edge;
  268. bus-width = <4>;
  269. vmmc-supply = <&v3v3>;
  270. status = "okay";
  271. };
  272. &timers15 {
  273. secure-status = "okay";
  274. };
  275. &uart4 {
  276. pinctrl-names = "default";
  277. pinctrl-0 = <&uart4_pins_a>;
  278. status = "okay";
  279. };
  280. &uart7 {
  281. pinctrl-names = "default";
  282. pinctrl-0 = <&uart7_pins_b>;
  283. status = "disabled";
  284. };
  285. &usart3 {
  286. pinctrl-names = "default";
  287. pinctrl-0 = <&usart3_pins_b>;
  288. uart-has-rtscts;
  289. status = "disabled";
  290. };
  291. &usbotg_hs {
  292. phys = <&usbphyc_port1 0>;
  293. phy-names = "usb2-phy";
  294. usb-role-switch;
  295. status = "okay";
  296. };
  297. &usbphyc {
  298. status = "okay";
  299. };
  300. &usbphyc_port0 {
  301. phy-supply = <&vdd_usb>;
  302. };
  303. &usbphyc_port1 {
  304. phy-supply = <&vdd_usb>;
  305. };