stm32mp157c-ed1.dts 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342
  1. // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
  2. /*
  3. * Copyright (c) 2017-2022, STMicroelectronics - All Rights Reserved
  4. * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
  5. */
  6. /dts-v1/;
  7. #include "stm32mp157.dtsi"
  8. #include "stm32mp15xc.dtsi"
  9. #include "stm32mp15-pinctrl.dtsi"
  10. #include "stm32mp15xxaa-pinctrl.dtsi"
  11. #include <dt-bindings/clock/stm32mp1-clksrc.h>
  12. #include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
  13. / {
  14. model = "STMicroelectronics STM32MP157C eval daughter";
  15. compatible = "st,stm32mp157c-ed1", "st,stm32mp157";
  16. chosen {
  17. stdout-path = "serial0:115200n8";
  18. };
  19. memory@c0000000 {
  20. device_type = "memory";
  21. reg = <0xC0000000 0x40000000>;
  22. };
  23. aliases {
  24. serial0 = &uart4;
  25. };
  26. };
  27. &bsec {
  28. board_id: board_id@ec {
  29. reg = <0xec 0x4>;
  30. st,non-secure-otp;
  31. };
  32. };
  33. &clk_hse {
  34. st,digbypass;
  35. };
  36. &cpu0 {
  37. cpu-supply = <&vddcore>;
  38. };
  39. &cpu1 {
  40. cpu-supply = <&vddcore>;
  41. };
  42. &cryp1 {
  43. status = "okay";
  44. };
  45. &hash1 {
  46. status = "okay";
  47. };
  48. &i2c4 {
  49. pinctrl-names = "default";
  50. pinctrl-0 = <&i2c4_pins_a>;
  51. i2c-scl-rising-time-ns = <185>;
  52. i2c-scl-falling-time-ns = <20>;
  53. clock-frequency = <400000>;
  54. status = "okay";
  55. pmic: stpmic@33 {
  56. compatible = "st,stpmic1";
  57. reg = <0x33>;
  58. interrupts-extended = <&exti_pwr 55 IRQ_TYPE_EDGE_FALLING>;
  59. interrupt-controller;
  60. #interrupt-cells = <2>;
  61. status = "okay";
  62. regulators {
  63. compatible = "st,stpmic1-regulators";
  64. ldo1-supply = <&v3v3>;
  65. ldo2-supply = <&v3v3>;
  66. ldo3-supply = <&vdd_ddr>;
  67. ldo5-supply = <&v3v3>;
  68. ldo6-supply = <&v3v3>;
  69. pwr_sw1-supply = <&bst_out>;
  70. pwr_sw2-supply = <&bst_out>;
  71. vddcore: buck1 {
  72. regulator-name = "vddcore";
  73. regulator-min-microvolt = <1200000>;
  74. regulator-max-microvolt = <1350000>;
  75. regulator-always-on;
  76. regulator-initial-mode = <0>;
  77. regulator-over-current-protection;
  78. };
  79. vdd_ddr: buck2 {
  80. regulator-name = "vdd_ddr";
  81. regulator-min-microvolt = <1350000>;
  82. regulator-max-microvolt = <1350000>;
  83. regulator-always-on;
  84. regulator-initial-mode = <0>;
  85. regulator-over-current-protection;
  86. };
  87. vdd: buck3 {
  88. regulator-name = "vdd";
  89. regulator-min-microvolt = <3300000>;
  90. regulator-max-microvolt = <3300000>;
  91. regulator-always-on;
  92. st,mask-reset;
  93. regulator-initial-mode = <0>;
  94. regulator-over-current-protection;
  95. };
  96. v3v3: buck4 {
  97. regulator-name = "v3v3";
  98. regulator-min-microvolt = <3300000>;
  99. regulator-max-microvolt = <3300000>;
  100. regulator-always-on;
  101. regulator-over-current-protection;
  102. regulator-initial-mode = <0>;
  103. };
  104. vdda: ldo1 {
  105. regulator-name = "vdda";
  106. regulator-min-microvolt = <2900000>;
  107. regulator-max-microvolt = <2900000>;
  108. };
  109. v2v8: ldo2 {
  110. regulator-name = "v2v8";
  111. regulator-min-microvolt = <2800000>;
  112. regulator-max-microvolt = <2800000>;
  113. };
  114. vtt_ddr: ldo3 {
  115. regulator-name = "vtt_ddr";
  116. regulator-always-on;
  117. regulator-over-current-protection;
  118. st,regulator-sink-source;
  119. };
  120. vdd_usb: ldo4 {
  121. regulator-name = "vdd_usb";
  122. regulator-min-microvolt = <3300000>;
  123. regulator-max-microvolt = <3300000>;
  124. };
  125. vdd_sd: ldo5 {
  126. regulator-name = "vdd_sd";
  127. regulator-min-microvolt = <2900000>;
  128. regulator-max-microvolt = <2900000>;
  129. regulator-boot-on;
  130. };
  131. v1v8: ldo6 {
  132. regulator-name = "v1v8";
  133. regulator-min-microvolt = <1800000>;
  134. regulator-max-microvolt = <1800000>;
  135. };
  136. vref_ddr: vref_ddr {
  137. regulator-name = "vref_ddr";
  138. regulator-always-on;
  139. };
  140. bst_out: boost {
  141. regulator-name = "bst_out";
  142. };
  143. vbus_otg: pwr_sw1 {
  144. regulator-name = "vbus_otg";
  145. };
  146. vbus_sw: pwr_sw2 {
  147. regulator-name = "vbus_sw";
  148. regulator-active-discharge = <1>;
  149. };
  150. };
  151. onkey {
  152. compatible = "st,stpmic1-onkey";
  153. power-off-time-sec = <10>;
  154. status = "okay";
  155. };
  156. watchdog {
  157. compatible = "st,stpmic1-wdt";
  158. status = "disabled";
  159. };
  160. };
  161. };
  162. &iwdg2 {
  163. timeout-sec = <32>;
  164. status = "okay";
  165. };
  166. &pwr_regulators {
  167. vdd-supply = <&vdd>;
  168. vdd_3v3_usbfs-supply = <&vdd_usb>;
  169. };
  170. &rcc {
  171. st,clksrc = <
  172. CLK_MPU_PLL1P
  173. CLK_AXI_PLL2P
  174. CLK_MCU_PLL3P
  175. CLK_PLL12_HSE
  176. CLK_PLL3_HSE
  177. CLK_PLL4_HSE
  178. CLK_RTC_LSE
  179. CLK_MCO1_DISABLED
  180. CLK_MCO2_DISABLED
  181. >;
  182. st,clkdiv = <
  183. 1 /*MPU*/
  184. 0 /*AXI*/
  185. 0 /*MCU*/
  186. 1 /*APB1*/
  187. 1 /*APB2*/
  188. 1 /*APB3*/
  189. 1 /*APB4*/
  190. 2 /*APB5*/
  191. 23 /*RTC*/
  192. 0 /*MCO1*/
  193. 0 /*MCO2*/
  194. >;
  195. st,pkcs = <
  196. CLK_CKPER_HSE
  197. CLK_FMC_ACLK
  198. CLK_QSPI_ACLK
  199. CLK_ETH_PLL4P
  200. CLK_SDMMC12_PLL4P
  201. CLK_DSI_DSIPLL
  202. CLK_STGEN_HSE
  203. CLK_USBPHY_HSE
  204. CLK_SPI2S1_PLL3Q
  205. CLK_SPI2S23_PLL3Q
  206. CLK_SPI45_HSI
  207. CLK_SPI6_HSI
  208. CLK_I2C46_HSI
  209. CLK_SDMMC3_PLL4P
  210. CLK_USBO_USBPHY
  211. CLK_ADC_CKPER
  212. CLK_CEC_LSE
  213. CLK_I2C12_HSI
  214. CLK_I2C35_HSI
  215. CLK_UART1_HSI
  216. CLK_UART24_HSI
  217. CLK_UART35_HSI
  218. CLK_UART6_HSI
  219. CLK_UART78_HSI
  220. CLK_SPDIF_PLL4P
  221. CLK_FDCAN_PLL4R
  222. CLK_SAI1_PLL3Q
  223. CLK_SAI2_PLL3Q
  224. CLK_SAI3_PLL3Q
  225. CLK_SAI4_PLL3Q
  226. CLK_RNG1_LSI
  227. CLK_RNG2_LSI
  228. CLK_LPTIM1_PCLK1
  229. CLK_LPTIM23_PCLK3
  230. CLK_LPTIM45_LSE
  231. >;
  232. /* VCO = 1300.0 MHz => P = 650 (CPU) */
  233. pll1: st,pll@0 {
  234. compatible = "st,stm32mp1-pll";
  235. reg = <0>;
  236. cfg = <2 80 0 0 0 PQR(1,0,0)>;
  237. frac = <0x800>;
  238. };
  239. /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */
  240. pll2: st,pll@1 {
  241. compatible = "st,stm32mp1-pll";
  242. reg = <1>;
  243. cfg = <2 65 1 0 0 PQR(1,1,1)>;
  244. frac = <0x1400>;
  245. };
  246. /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */
  247. pll3: st,pll@2 {
  248. compatible = "st,stm32mp1-pll";
  249. reg = <2>;
  250. cfg = <1 33 1 16 36 PQR(1,1,1)>;
  251. frac = <0x1a04>;
  252. };
  253. /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */
  254. pll4: st,pll@3 {
  255. compatible = "st,stm32mp1-pll";
  256. reg = <3>;
  257. cfg = <3 98 5 7 7 PQR(1,1,1)>;
  258. };
  259. };
  260. &rng1 {
  261. status = "okay";
  262. };
  263. &rtc {
  264. status = "okay";
  265. };
  266. &sdmmc1 {
  267. pinctrl-names = "default";
  268. pinctrl-0 = <&sdmmc1_b4_pins_a &sdmmc1_dir_pins_a>;
  269. disable-wp;
  270. st,sig-dir;
  271. st,neg-edge;
  272. st,use-ckin;
  273. bus-width = <4>;
  274. vmmc-supply = <&vdd_sd>;
  275. sd-uhs-sdr12;
  276. sd-uhs-sdr25;
  277. sd-uhs-sdr50;
  278. sd-uhs-ddr50;
  279. status = "okay";
  280. };
  281. &sdmmc2 {
  282. pinctrl-names = "default";
  283. pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>;
  284. non-removable;
  285. no-sd;
  286. no-sdio;
  287. st,neg-edge;
  288. bus-width = <8>;
  289. vmmc-supply = <&v3v3>;
  290. vqmmc-supply = <&vdd>;
  291. mmc-ddr-3_3v;
  292. status = "okay";
  293. };
  294. &uart4 {
  295. pinctrl-names = "default";
  296. pinctrl-0 = <&uart4_pins_a>;
  297. status = "okay";
  298. };