Home Explore Help
Sign In
OWEALs
/
arm-trusted-firmware
mirror of https://github.com/ARM-software/arm-trusted-firmware
2
0
Fork 0
Files Issues 1 Wiki
Tree: f8b2166c77
Branches Tags
arm-trusted-fir...
/
plat
/
allwinner
/
sun50i_a64
/
include
/
sunxi_mmap.h

sunxi_mmap.h 2.4 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374 
  1. /*
    2. 

  2.  * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
    3. 

  3.  *
    4. 

  4.  * SPDX-License-Identifier: BSD-3-Clause
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef SUNXI_MMAP_H
    8. 

  8. #define SUNXI_MMAP_H
    9. 

  9. 

  10. /* Memory regions */
    11. 

  11. #define SUNXI_ROM_BASE			0x00000000
    12. 

  12. #define SUNXI_ROM_SIZE			0x00010000
    13. 

  13. #define SUNXI_SRAM_BASE			0x00010000
    14. 

  14. #define SUNXI_SRAM_SIZE			0x00044000
    15. 

  15. #define SUNXI_SRAM_A1_BASE		0x00010000
    16. 

  16. #define SUNXI_SRAM_A1_SIZE		0x00008000
    17. 

  17. #define SUNXI_SRAM_A2_BASE		0x00040000
    18. 

  18. #define SUNXI_SRAM_A2_BL31_OFFSET	0x00004000
    19. 

  19. #define SUNXI_SRAM_A2_SIZE		0x00014000
    20. 

  20. #define SUNXI_SRAM_C_BASE		0x00018000
    21. 

  21. #define SUNXI_SRAM_C_SIZE		0x0001c000
    22. 

  22. #define SUNXI_DEV_BASE			0x01000000
    23. 

  23. #define SUNXI_DEV_SIZE			0x01000000
    24. 

  24. #define SUNXI_DRAM_BASE			0x40000000
    25. 

  25. #define SUNXI_DRAM_VIRT_BASE		0x02000000
    26. 

  26. 

  27. /* Memory-mapped devices */
    28. 

  28. #define SUNXI_CPU_MBIST_BASE		0x01502000
    29. 

  29. #define SUNXI_CPUCFG_BASE		0x01700000
    30. 

  30. #define SUNXI_SYSCON_BASE		0x01c00000
    31. 

  31. #define SUNXI_DMA_BASE			0x01c02000
    32. 

  32. #define SUNXI_KEYMEM_BASE		0x01c0b000
    33. 

  33. #define SUNXI_SMHC0_BASE		0x01c0f000
    34. 

  34. #define SUNXI_SMHC1_BASE		0x01c10000
    35. 

  35. #define SUNXI_SMHC2_BASE		0x01c11000
    36. 

  36. #define SUNXI_SID_BASE			0x01c14000
    37. 

  37. #define SUNXI_MSGBOX_BASE		0x01c17000
    38. 

  38. #define SUNXI_SPINLOCK_BASE		0x01c18000
    39. 

  39. #define SUNXI_CCU_BASE			0x01c20000
    40. 

  40. #define SUNXI_PIO_BASE			0x01c20800
    41. 

  41. #define SUNXI_TIMER_BASE		0x01c20c00
    42. 

  42. #define SUNXI_WDOG_BASE			0x01c20ca0
    43. 

  43. #define SUNXI_SPC_BASE			0x01c23400
    44. 

  44. #define SUNXI_THS_BASE			0x01c25000
    45. 

  45. #define SUNXI_UART0_BASE		0x01c28000
    46. 

  46. #define SUNXI_UART1_BASE		0x01c28400
    47. 

  47. #define SUNXI_UART2_BASE		0x01c28800
    48. 

  48. #define SUNXI_UART3_BASE		0x01c28c00
    49. 

  49. #define SUNXI_I2C0_BASE			0x01c2ac00
    50. 

  50. #define SUNXI_I2C1_BASE			0x01c2b000
    51. 

  51. #define SUNXI_I2C2_BASE			0x01c2b400
    52. 

  52. #define SUNXI_DRAMCOM_BASE		0x01c62000
    53. 

  53. #define SUNXI_DRAMCTL_BASE		0x01c63000
    54. 

  54. #define SUNXI_DRAMPHY_BASE		0x01c65000
    55. 

  55. #define SUNXI_SPI0_BASE			0x01c68000
    56. 

  56. #define SUNXI_SPI1_BASE			0x01c69000
    57. 

  57. #define SUNXI_SCU_BASE			0x01c80000
    58. 

  58. #define SUNXI_GICD_BASE			0x01c81000
    59. 

  59. #define SUNXI_GICC_BASE			0x01c82000
    60. 

  60. #define SUNXI_RTC_BASE			0x01f00000
    61. 

  61. #define SUNXI_R_TIMER_BASE		0x01f00800
    62. 

  62. #define SUNXI_R_INTC_BASE		0x01f00c00
    63. 

  63. #define SUNXI_R_WDOG_BASE		0x01f01000
    64. 

  64. #define SUNXI_R_PRCM_BASE		0x01f01400
    65. 

  65. #define SUNXI_R_TWD_BASE		0x01f01800
    66. 

  66. #define SUNXI_R_CPUCFG_BASE		0x01f01c00
    67. 

  67. #define SUNXI_R_CIR_BASE		0x01f02000
    68. 

  68. #define SUNXI_R_I2C_BASE		0x01f02400
    69. 

  69. #define SUNXI_R_UART_BASE		0x01f02800
    70. 

  70. #define SUNXI_R_PIO_BASE		0x01f02c00
    71. 

  71. #define SUNXI_R_RSB_BASE		0x01f03400
    72. 

  72. #define SUNXI_R_PWM_BASE		0x01f03800
    73. 

  73. 

  74. #endif /* SUNXI_MMAP_H */
    75.