socfpga_delay_timer.c 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * Copyright (c) 2019-2022, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #include <assert.h>
  7. #include <arch_helpers.h>
  8. #include <drivers/delay_timer.h>
  9. #include <lib/mmio.h>
  10. #include "socfpga_plat_def.h"
  11. #define SOCFPGA_GLOBAL_TIMER 0xffd01000
  12. #define SOCFPGA_GLOBAL_TIMER_EN 0x3
  13. static timer_ops_t plat_timer_ops;
  14. /********************************************************************
  15. * The timer delay function
  16. ********************************************************************/
  17. static uint32_t socfpga_get_timer_value(void)
  18. {
  19. /*
  20. * Generic delay timer implementation expects the timer to be a down
  21. * counter. We apply bitwise NOT operator to the tick values returned
  22. * by read_cntpct_el0() to simulate the down counter. The value is
  23. * clipped from 64 to 32 bits.
  24. */
  25. return (uint32_t)(~read_cntpct_el0());
  26. }
  27. void socfpga_delay_timer_init_args(void)
  28. {
  29. plat_timer_ops.get_timer_value = socfpga_get_timer_value;
  30. plat_timer_ops.clk_mult = 1;
  31. plat_timer_ops.clk_div = PLAT_SYS_COUNTER_FREQ_IN_MHZ;
  32. timer_init(&plat_timer_ops);
  33. }
  34. void socfpga_delay_timer_init(void)
  35. {
  36. socfpga_delay_timer_init_args();
  37. mmio_write_32(SOCFPGA_GLOBAL_TIMER, SOCFPGA_GLOBAL_TIMER_EN);
  38. asm volatile("msr cntp_ctl_el0, %0" : : "r" (SOCFPGA_GLOBAL_TIMER_EN));
  39. asm volatile("msr cntp_tval_el0, %0" : : "r" (~0));
  40. }