mpmm-bindings.rst 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. Maximum Power Mitigation Mechanism (MPMM) Bindings
  2. ==================================================
  3. |MPMM| support cannot be determined at runtime by the firmware. Instead, these
  4. DTB bindings allow the platform to communicate per-core support for |MPMM| via
  5. the ``HW_CONFIG`` device tree blob.
  6. Bindings
  7. ^^^^^^^^
  8. .. contents::
  9. :local:
  10. ``/cpus/cpus/cpu*`` node properties
  11. """""""""""""""""""""""""""""""""""
  12. The ``cpu`` node has been augmented to allow the platform to indicate support
  13. for |MPMM| on a given core.
  14. +-------------------+-------+-------------+------------------------------------+
  15. | Property name | Usage | Value type | Description |
  16. +===================+=======+=============+====================================+
  17. | ``supports-mpmm`` | O | ``<empty>`` | If present, indicates that |MPMM| |
  18. | | | | is available on this core. |
  19. +-------------------+-------+-------------+------------------------------------+
  20. Example
  21. ^^^^^^^
  22. An example system offering two cores, one with support for |MPMM| and one
  23. without, can be described as follows:
  24. .. code-block::
  25. cpus {
  26. #address-cells = <2>;
  27. #size-cells = <0>;
  28. cpu0@00000 {
  29. ...
  30. supports-mpmm;
  31. };
  32. cpu1@00100 {
  33. ...
  34. };
  35. }