index.rst 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. Corstone1000 Platform
  2. ==========================
  3. Some of the features of the Corstone1000 platform referenced in TF-A include:
  4. - Cortex-A35 application processor (64-bit mode)
  5. - Secure Enclave
  6. - GIC-400
  7. - Trusted Board Boot
  8. Boot Sequence
  9. -------------
  10. The board boot relies on CoT (chain of trust). The trusted-firmware-a
  11. BL2 is extracted from the FIP and verified by the Secure Enclave
  12. processor. BL2 verification relies on the signature area at the
  13. beginning of the BL2 image. This area is needed by the SecureEnclave
  14. bootloader.
  15. Then, the application processor is released from reset and starts by
  16. executing BL2.
  17. BL2 performs the actions described in the trusted-firmware-a TBB design
  18. document.
  19. Build Procedure (TF-A only)
  20. ~~~~~~~~~~~~~~~~~~~~~~~~~~~
  21. - Obtain AArch64 ELF bare-metal target `toolchain <https://developer.arm.com/tools-and-software/open-source-software/developer-tools/gnu-toolchain/gnu-a/downloads>`_.
  22. Set the CROSS_COMPILE environment variable to point to the toolchain folder.
  23. - Build TF-A:
  24. .. code:: shell
  25. make LD=aarch64-none-elf-ld \
  26. CC=aarch64-none-elf-gcc \
  27. V=1 \
  28. BUILD_BASE=<path to the build folder> \
  29. PLAT=corstone1000 \
  30. SPD=spmd \
  31. SPMD_SPM_AT_SEL2=0 \
  32. DEBUG=1 \
  33. MBEDTLS_DIR=mbedtls \
  34. OPENSSL_DIR=<path to openssl usr folder> \
  35. RUNTIME_SYSROOT=<path to the sysroot> \
  36. ARCH=aarch64 \
  37. TARGET_PLATFORM=<fpga or fvp> \
  38. ENABLE_PIE=1 \
  39. RESET_TO_BL2=1 \
  40. CREATE_KEYS=1 \
  41. GENERATE_COT=1 \
  42. TRUSTED_BOARD_BOOT=1 \
  43. COT=tbbr \
  44. ARM_ROTPK_LOCATION=devel_rsa \
  45. ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem \
  46. BL32=<path to optee binary> \
  47. BL33=<path to u-boot binary> \
  48. bl2
  49. *Copyright (c) 2021-2023, Arm Limited. All rights reserved.*