sunxi_mmap.h 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #ifndef SUNXI_MMAP_H
  7. #define SUNXI_MMAP_H
  8. /* Memory regions */
  9. #define SUNXI_ROM_BASE 0x00000000
  10. #define SUNXI_ROM_SIZE 0x00010000
  11. #define SUNXI_SRAM_BASE 0x00020000
  12. #define SUNXI_SRAM_SIZE 0x000f8000
  13. #define SUNXI_SRAM_A1_BASE 0x00020000
  14. #define SUNXI_SRAM_A1_SIZE 0x00008000
  15. #define SUNXI_SRAM_A2_BASE 0x00100000
  16. #define SUNXI_SRAM_A2_BL31_OFFSET 0x00004000
  17. #define SUNXI_SRAM_A2_SIZE 0x00018000
  18. #define SUNXI_SRAM_C_BASE 0x00028000
  19. #define SUNXI_SRAM_C_SIZE 0x0001e000
  20. #define SUNXI_DEV_BASE 0x01000000
  21. #define SUNXI_DEV_SIZE 0x09000000
  22. #define SUNXI_DRAM_BASE 0x40000000
  23. #define SUNXI_DRAM_VIRT_BASE 0x0a000000
  24. /* Memory-mapped devices */
  25. #define SUNXI_SYSCON_BASE 0x03000000
  26. #define SUNXI_CPUCFG_BASE 0x09010000
  27. #define SUNXI_SID_BASE 0x03006000
  28. #define SUNXI_DMA_BASE 0x03002000
  29. #define SUNXI_MSGBOX_BASE 0x03003000
  30. #define SUNXI_CCU_BASE 0x03001000
  31. #define SUNXI_PIO_BASE 0x0300b000
  32. #define SUNXI_SPC_BASE 0x03008000
  33. #define SUNXI_TIMER_BASE 0x03009000
  34. #define SUNXI_WDOG_BASE 0x030090a0
  35. #define SUNXI_THS_BASE 0x05070400
  36. #define SUNXI_UART0_BASE 0x05000000
  37. #define SUNXI_UART1_BASE 0x05000400
  38. #define SUNXI_UART2_BASE 0x05000800
  39. #define SUNXI_UART3_BASE 0x05000c00
  40. #define SUNXI_I2C0_BASE 0x05002000
  41. #define SUNXI_I2C1_BASE 0x05002400
  42. #define SUNXI_I2C2_BASE 0x05002800
  43. #define SUNXI_I2C3_BASE 0x05002c00
  44. #define SUNXI_SPI0_BASE 0x05010000
  45. #define SUNXI_SPI1_BASE 0x05011000
  46. #define SUNXI_SCU_BASE 0x03020000
  47. #define SUNXI_GICD_BASE 0x03021000
  48. #define SUNXI_GICC_BASE 0x03022000
  49. #define SUNXI_R_TIMER_BASE 0x07020000
  50. #define SUNXI_R_INTC_BASE 0x07021000
  51. #define SUNXI_R_WDOG_BASE 0x07020400
  52. #define SUNXI_R_PRCM_BASE 0x07010000
  53. #define SUNXI_R_TWD_BASE 0x07020800
  54. #define SUNXI_R_CPUCFG_BASE 0x07000400
  55. #define SUNXI_R_I2C_BASE 0x07081400
  56. #define SUNXI_R_RSB_BASE 0x07083000
  57. #define SUNXI_R_UART_BASE 0x07080000
  58. #define SUNXI_R_PIO_BASE 0x07022000
  59. #define SUNXI_CPUSUBSYS_BASE 0x08100000
  60. #endif /* SUNXI_MMAP_H */