| .. |
|
agilex5_cache.h
|
f06fdb1469
fix(intel): fix CCU for cache maintenance
|
1 month ago |
|
agilex5_clock_manager.h
|
e60bedd5e1
feat(intel): clock manager PLL configuration for Agilex5 platform
|
1 month ago |
|
agilex5_ddr.h
|
ce21a1a909
feat(intel): update Agilex5 DDR and IOSSM driver
|
1 month ago |
|
agilex5_iossm_mailbox.h
|
ce21a1a909
feat(intel): update Agilex5 DDR and IOSSM driver
|
1 month ago |
|
agilex5_memory_controller.h
|
18adb4efa4
feat(intel): memory controller support for Agilex5 SoC FPGA
|
1 year ago |
|
agilex5_mmc.h
|
4a577da661
feat(intel): mmc support for Agilex5 SoC FPGA
|
1 year ago |
|
agilex5_pinmux.h
|
94a546acc4
feat(intel): pinmux and power manager config for Agilex5 platform
|
1 month ago |
|
agilex5_power_manager.h
|
b3d2850842
fix(intel): update Agilex5 BL2 init flow and other misc changes
|
1 month ago |
|
agilex5_system_manager.h
|
ea906b9bb9
fix(intel): add in JTAG ID for Linux FCS
|
1 month ago |
|
socfpga_plat_def.h
|
2c878eb6c7
Merge "feat(intel): add build option for boot source" into integration
|
1 month ago |
Mark Dykes
05b807616f
Merge "fix(intel): add in JTAG ID for Linux FCS" into integration