| .. |
|
a3700_plat_def.h
|
a4d35ff381
feat(plat/marvell/a3k): add north and south bridge reset registers
|
3 years ago |
|
a3700_pm.h
|
5993af454f
fix(plat/marvell/a3k): reset GIC before resetting via CM3 secure coprocessor
|
8 months ago |
|
ddr_info.h
|
b5c850d48d
plat: marvell: armada: modify PLAT_FAMILY name for 37xx SoCs
|
4 years ago |
|
dram_win.h
|
b5c850d48d
plat: marvell: armada: modify PLAT_FAMILY name for 37xx SoCs
|
4 years ago |
|
io_addr_dec.h
|
b5c850d48d
plat: marvell: armada: modify PLAT_FAMILY name for 37xx SoCs
|
4 years ago |
|
plat_macros.S
|
b5c850d48d
plat: marvell: armada: modify PLAT_FAMILY name for 37xx SoCs
|
4 years ago |
|
platform_def.h
|
5a91c439cb
fix(plat/marvell/a3720/uart): fix UART parent clock rate determination
|
3 years ago |
Marek Behún
5993af454f
fix(plat/marvell/a3k): reset GIC before resetting via CM3 secure coprocessor