misc_regs.h 606 B

123456789101112131415161718192021222324252627
  1. /*
  2. * Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. */
  6. #ifndef MISC_REGS_H
  7. #define MISC_REGS_H
  8. /* CRU */
  9. #define CRU_DPLL_CON0 0x40
  10. #define CRU_DPLL_CON1 0x44
  11. #define CRU_DPLL_CON2 0x48
  12. #define CRU_DPLL_CON3 0x4c
  13. #define CRU_DPLL_CON4 0x50
  14. #define CRU_DPLL_CON5 0x54
  15. /* CRU_PLL_CON3 */
  16. #define PLL_SLOW_MODE 0
  17. #define PLL_NORMAL_MODE 1
  18. #define PLL_MODE(n) ((0x3 << (8 + 16)) | ((n) << 8))
  19. #define PLL_POWER_DOWN(n) ((0x1 << (0 + 16)) | ((n) << 0))
  20. /* PMU CRU */
  21. #define PMU_CRU_GATEDIS_CON0 0x130
  22. #endif /* MISC_REGS_H */