plat_private.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /*
  2. * Copyright (c) 2018-2019, Arm Limited and Contributors. All rights reserved.
  3. * Copyright (c) 2018-2022, Xilinx, Inc. All rights reserved.
  4. * Copyright (c) 2022-2024, Advanced Micro Devices, Inc. All rights reserved.
  5. *
  6. * SPDX-License-Identifier: BSD-3-Clause
  7. */
  8. #ifndef PLAT_PRIVATE_H
  9. #define PLAT_PRIVATE_H
  10. #include <bl31/interrupt_mgmt.h>
  11. #include <lib/xlat_tables/xlat_tables_v2.h>
  12. typedef struct versal_intr_info_type_el3 {
  13. uint32_t id;
  14. interrupt_type_handler_t handler;
  15. } versal_intr_info_type_el3_t;
  16. uint32_t get_uart_clk(void);
  17. void versal_config_setup(void);
  18. const mmap_region_t *plat_get_mmap(void);
  19. extern uint32_t cpu_clock, platform_id, platform_version;
  20. void board_detection(void);
  21. const char *board_name_decode(void);
  22. void plat_versal_gic_driver_init(void);
  23. void plat_versal_gic_init(void);
  24. void plat_versal_gic_cpuif_enable(void);
  25. void plat_versal_gic_cpuif_disable(void);
  26. void plat_versal_gic_pcpu_init(void);
  27. void plat_versal_gic_save(void);
  28. void plat_versal_gic_resume(void);
  29. void plat_versal_gic_redistif_on(void);
  30. void plat_versal_gic_redistif_off(void);
  31. uint32_t versal_calc_core_pos(u_register_t mpidr);
  32. /*
  33. * Register handler to specific GIC entrance
  34. * for INTR_TYPE_EL3 type of interrupt
  35. */
  36. int32_t request_intr_type_el3(uint32_t irq, interrupt_type_handler_t fiq_handler);
  37. #endif /* PLAT_PRIVATE_H */