 David Garske
|
12bf46296e
Consolidate RISC-V examples. Fix `make dist` file error.
|
5 years ago |
|
David Garske
|
540c5cdd2f
Updated benchmarks with SPI "dual mode" I/O enabled.
|
5 years ago |
|
David Garske
|
cdf0241ed0
Updated benchmark with SHA512 "slow" version, which performs faster with the RISC-V compiler optimizations.
|
5 years ago |
|
David Garske
|
fdd01c8c8c
Added support for SHA512, ED25519/CURVE25519 and ChaCha20/Poly1305. Enabled ECC Single Precision (SP) support. Updated README.md wolfCrypt test/benchmarks. Pulled in fix "Fix casting of memory allocation to correct type" from Sean.
|
5 years ago |
|
David Garske
|
af9d82963e
Add support for increasing CPU clock speed. New benchmarks with HiFive1 RevB hardware at 320MHz.
|
5 years ago |
 Tesfa Mael
|
fea89c52f4
configure with ECC256 only
|
5 years ago |
|
Tesfa Mael
|
765b075e50
Updated with review comments
|
5 years ago |
|
Tesfa Mael
|
87fb9f73e9
Added RISC-V SiFive FE310 support
|
5 years ago |
