uartaxp.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950
  1. /*
  2. * Avanstar Xp pci uart driver
  3. */
  4. #include "u.h"
  5. #include "../port/lib.h"
  6. #include "mem.h"
  7. #include "dat.h"
  8. #include "fns.h"
  9. #include "io.h"
  10. #include "../port/error.h"
  11. #include "uartaxp.i"
  12. typedef struct Cc Cc;
  13. typedef struct Ccb Ccb;
  14. typedef struct Ctlr Ctlr;
  15. typedef struct Gcb Gcb;
  16. /*
  17. * Global Control Block.
  18. * Service Request fields must be accessed using XCHG.
  19. */
  20. struct Gcb {
  21. u16int gcw; /* Global Command Word */
  22. u16int gsw; /* Global Status Word */
  23. u16int gsr; /* Global Service Request */
  24. u16int abs; /* Available Buffer Space */
  25. u16int bt; /* Board Type */
  26. u16int cpv; /* Control Program Version */
  27. u16int ccbn; /* Ccb count */
  28. u16int ccboff; /* Ccb offset */
  29. u16int ccbsz; /* Ccb size */
  30. u16int gcw2; /* Global Command Word 2 */
  31. u16int gsw2; /* Global Status Word 2 */
  32. u16int esr; /* Error Service Request */
  33. u16int isr; /* Input Service Request */
  34. u16int osr; /* Output Service Request */
  35. u16int msr; /* Modem Service Request */
  36. u16int csr; /* Command Service Request */
  37. };
  38. /*
  39. * Channel Control Block.
  40. */
  41. struct Ccb {
  42. u16int br; /* Baud Rate */
  43. u16int df; /* Data Format */
  44. u16int lp; /* Line Protocol */
  45. u16int ibs; /* Input Buffer Size */
  46. u16int obs; /* Output Buffer Size */
  47. u16int ibtr; /* Ib Trigger Rate */
  48. u16int oblw; /* Ob Low Watermark */
  49. u8int ixon[2]; /* IXON characters */
  50. u16int ibhw; /* Ib High Watermark */
  51. u16int iblw; /* Ib Low Watermark */
  52. u16int cc; /* Channel Command */
  53. u16int cs; /* Channel Status */
  54. u16int ibsa; /* Ib Start Addr */
  55. u16int ibea; /* Ib Ending Addr */
  56. u16int obsa; /* Ob Start Addr */
  57. u16int obea; /* Ob Ending Addr */
  58. u16int ibwp; /* Ib write pointer (RO) */
  59. u16int ibrp; /* Ib read pointer (R/W) */
  60. u16int obwp; /* Ob write pointer (R/W) */
  61. u16int obrp; /* Ob read pointer (RO) */
  62. u16int ces; /* Communication Error Status */
  63. u16int bcp; /* Bad Character Pointer */
  64. u16int mc; /* Modem Control */
  65. u16int ms; /* Modem Status */
  66. u16int bs; /* Blocking Status */
  67. u16int crf; /* Character Received Flag */
  68. u8int ixoff[2]; /* IXOFF characters */
  69. u16int cs2; /* Channel Status 2 */
  70. u8int sec[2]; /* Strip/Error Characters */
  71. };
  72. enum { /* br */
  73. Br76800 = 0xFF00,
  74. Br115200 = 0xFF01,
  75. };
  76. enum { /* df */
  77. Db5 = 0x0000, /* Data Bits - 5 bits/byte */
  78. Db6 = 0x0001, /* 6 bits/byte */
  79. Db7 = 0x0002, /* 7 bits/byte */
  80. Db8 = 0x0003, /* 8 bits/byte */
  81. DbMASK = 0x0003,
  82. Sb1 = 0x0000, /* 1 Stop Bit */
  83. Sb2 = 0x0004, /* 2 Stop Bit */
  84. SbMASK = 0x0004,
  85. Np = 0x0000, /* No Parity */
  86. Op = 0x0008, /* Odd Parity */
  87. Ep = 0x0010, /* Even Parity */
  88. Mp = 0x0020, /* Mark Parity */
  89. Sp = 0x0030, /* Space Parity */
  90. PMASK = 0x0038,
  91. Cmn = 0x0000, /* Channel Mode Normal */
  92. Cme = 0x0040, /* CM Echo */
  93. Cmll = 0x0080, /* CM Local Loopback */
  94. Cmrl = 0x00C0, /* CM Remote Loopback */
  95. };
  96. enum { /* lp */
  97. Ixon = 0x0001, /* Obey IXON/IXOFF */
  98. Ixany = 0x0002, /* Any character retarts Tx */
  99. Ixgen = 0x0004, /* Generate IXON/IXOFF */
  100. Cts = 0x0008, /* CTS controls Tx */
  101. Dtr = 0x0010, /* Rx controls DTR */
  102. ½d = 0x0020, /* RTS off during Tx */
  103. Rts = 0x0040, /* generate RTS */
  104. Emcs = 0x0080, /* Enable Modem Control */
  105. Ecs = 0x1000, /* Enable Character Stripping */
  106. Eia422 = 0x2000, /* EIA422 */
  107. };
  108. enum { /* cc */
  109. Ccu = 0x0001, /* Configure Channel and UART */
  110. Cco = 0x0002, /* Configure Channel Only */
  111. Fib = 0x0004, /* Flush Input Buffer */
  112. Fob = 0x0008, /* Flush Output Buffer */
  113. Er = 0x0010, /* Enable Receiver */
  114. Dr = 0x0020, /* Disable Receiver */
  115. Et = 0x0040, /* Enable Transmitter */
  116. Dt = 0x0080, /* Disable Transmitter */
  117. };
  118. enum { /* ces */
  119. Oe = 0x0001, /* Overrun Error */
  120. Pe = 0x0002, /* Parity Error */
  121. Fe = 0x0004, /* Framing Error */
  122. Br = 0x0008, /* Break Received */
  123. };
  124. enum { /* mc */
  125. Adtr = 0x0001, /* Assert DTR */
  126. Arts = 0x0002, /* Assert RTS */
  127. Ab = 0x0010, /* Assert BREAK */
  128. };
  129. enum { /* ms */
  130. Scts = 0x0001, /* Status od CTS */
  131. Sdsr = 0x0002, /* Status of DSR */
  132. Sri = 0x0004, /* Status of RI */
  133. Sdcd = 0x0008, /* Status of DCD */
  134. };
  135. enum { /* bs */
  136. Rd = 0x0001, /* Receiver Disabled */
  137. Td = 0x0002, /* Transmitter Disabled */
  138. Tbxoff = 0x0004, /* Tx Blocked by XOFF */
  139. Tbcts = 0x0008, /* Tx Blocked by CTS */
  140. Rbxoff = 0x0010, /* Rx Blocked by XOFF */
  141. Rbrts = 0x0020, /* Rx Blocked by RTS */
  142. };
  143. enum { /* Local Configuration */
  144. Range = 0x00,
  145. Remap = 0x04,
  146. Region = 0x18,
  147. Mb0 = 0x40, /* Mailbox 0 */
  148. Ldb = 0x60, /* PCI to Local Doorbell */
  149. Pdb = 0x64, /* Local to PCI Doorbell */
  150. Ics = 0x68, /* Interrupt Control/Status */
  151. Mcc = 0x6C, /* Misc. Command and Control */
  152. };
  153. enum { /* Mb0 */
  154. Edcc = 1, /* exec. downloaded code cmd */
  155. Aic = 0x10, /* adapter init'zed correctly */
  156. Cpr = 1ul << 31, /* control program ready */
  157. };
  158. enum { /* Mcc */
  159. Rcr = 1ul << 29, /* reload config. reg.s */
  160. Asr = 1ul << 30, /* pci adapter sw reset */
  161. Lis = 1ul << 31, /* local init status */
  162. };
  163. typedef struct Cc Cc;
  164. typedef struct Ccb Ccb;
  165. typedef struct Ctlr Ctlr;
  166. /*
  167. * Channel Control, one per uart.
  168. * Devuart communicates via the PhysUart functions with
  169. * a Uart* argument. Uart.regs is filled in by this driver
  170. * to point to a Cc, and Cc.ctlr points to the Axp board
  171. * controller.
  172. */
  173. struct Cc {
  174. int uartno;
  175. Ccb* ccb;
  176. Ctlr* ctlr;
  177. Rendez;
  178. Uart;
  179. };
  180. typedef struct Ctlr {
  181. char* name;
  182. Pcidev* pcidev;
  183. int ctlrno;
  184. Ctlr* next;
  185. u32int* reg;
  186. uchar* mem;
  187. Gcb* gcb;
  188. int im; /* interrupt mask */
  189. Cc cc[16];
  190. } Ctlr;
  191. #define csr32r(c, r) (*((c)->reg+((r)/4)))
  192. #define csr32w(c, r, v) (*((c)->reg+((r)/4)) = (v))
  193. static Ctlr* axpctlrhead;
  194. static Ctlr* axpctlrtail;
  195. extern PhysUart axpphysuart;
  196. static int
  197. axpccdone(void* ccb)
  198. {
  199. return !((Ccb*)ccb)->cc; /* hw sets ccb->cc to zero */
  200. }
  201. static void
  202. axpcc(Cc* cc, int cmd)
  203. {
  204. Ccb *ccb;
  205. int timeo;
  206. u16int cs;
  207. ccb = cc->ccb;
  208. ccb->cc = cmd;
  209. if(!cc->ctlr->im)
  210. for(timeo = 0; timeo < 1000000; timeo++){
  211. if(!ccb->cc)
  212. break;
  213. microdelay(1);
  214. }
  215. else
  216. tsleep(cc, axpccdone, ccb, 1000);
  217. cs = ccb->cs;
  218. if(ccb->cc || cs){
  219. print("%s: cmd %#ux didn't terminate: %#ux %#ux\n",
  220. cc->name, cmd, ccb->cc, cs);
  221. if(cc->ctlr->im)
  222. error(Eio);
  223. }
  224. }
  225. static long
  226. axpstatus(Uart* uart, void* buf, long n, long offset)
  227. {
  228. char *p;
  229. Ccb *ccb;
  230. u16int bs, fstat, ms;
  231. ccb = ((Cc*)(uart->regs))->ccb;
  232. p = malloc(READSTR);
  233. bs = ccb->bs;
  234. fstat = ccb->df;
  235. ms = ccb->ms;
  236. snprint(p, READSTR,
  237. "b%d c%d d%d e%d l%d m%d p%c r%d s%d i%d\n"
  238. "dev(%d) type(%d) framing(%d) overruns(%d) "
  239. "berr(%d) serr(%d)%s%s%s%s\n",
  240. uart->baud,
  241. uart->hup_dcd,
  242. ms & Sdsr,
  243. uart->hup_dsr,
  244. (fstat & DbMASK) + 5,
  245. 0,
  246. (fstat & PMASK) ? ((fstat & Ep) == Ep? 'e': 'o'): 'n',
  247. (bs & Rbrts) ? 1 : 0,
  248. (fstat & Sb2) ? 2 : 1,
  249. 0,
  250. uart->dev,
  251. uart->type,
  252. uart->ferr,
  253. uart->oerr,
  254. uart->berr,
  255. uart->serr,
  256. (ms & Scts) ? " cts" : "",
  257. (ms & Sdsr) ? " dsr" : "",
  258. (ms & Sdcd) ? " dcd" : "",
  259. (ms & Sri) ? " ring" : ""
  260. );
  261. n = readstr(offset, buf, n, p);
  262. free(p);
  263. return n;
  264. }
  265. static void
  266. axpfifo(Uart*, int)
  267. {
  268. }
  269. static void
  270. axpdtr(Uart* uart, int on)
  271. {
  272. Ccb *ccb;
  273. u16int mc;
  274. ccb = ((Cc*)(uart->regs))->ccb;
  275. mc = ccb->mc;
  276. if(on)
  277. mc |= Adtr;
  278. else
  279. mc &= ~Adtr;
  280. ccb->mc = mc;
  281. }
  282. /*
  283. * can be called from uartstageinput() during an input interrupt,
  284. * with uart->rlock ilocked or the uart qlocked, sometimes both.
  285. */
  286. static void
  287. axprts(Uart* uart, int on)
  288. {
  289. Ccb *ccb;
  290. u16int mc;
  291. ccb = ((Cc*)(uart->regs))->ccb;
  292. mc = ccb->mc;
  293. if(on)
  294. mc |= Arts;
  295. else
  296. mc &= ~Arts;
  297. ccb->mc = mc;
  298. }
  299. static void
  300. axpmodemctl(Uart* uart, int on)
  301. {
  302. Ccb *ccb;
  303. u16int lp;
  304. ccb = ((Cc*)(uart->regs))->ccb;
  305. ilock(&uart->tlock);
  306. lp = ccb->lp;
  307. if(on){
  308. lp |= Cts|Rts;
  309. lp &= ~Emcs;
  310. uart->cts = ccb->ms & Scts;
  311. }
  312. else{
  313. lp &= ~(Cts|Rts);
  314. lp |= Emcs;
  315. uart->cts = 1;
  316. }
  317. uart->modem = on;
  318. iunlock(&uart->tlock);
  319. ccb->lp = lp;
  320. axpcc(uart->regs, Ccu);
  321. }
  322. static int
  323. axpparity(Uart* uart, int parity)
  324. {
  325. Ccb *ccb;
  326. u16int df;
  327. switch(parity){
  328. default:
  329. return -1;
  330. case 'e':
  331. parity = Ep;
  332. break;
  333. case 'o':
  334. parity = Op;
  335. break;
  336. case 'n':
  337. parity = Np;
  338. break;
  339. }
  340. ccb = ((Cc*)(uart->regs))->ccb;
  341. df = ccb->df & ~PMASK;
  342. ccb->df = df|parity;
  343. axpcc(uart->regs, Ccu);
  344. return 0;
  345. }
  346. static int
  347. axpstop(Uart* uart, int stop)
  348. {
  349. Ccb *ccb;
  350. u16int df;
  351. switch(stop){
  352. default:
  353. return -1;
  354. case 1:
  355. stop = Sb1;
  356. break;
  357. case 2:
  358. stop = Sb2;
  359. break;
  360. }
  361. ccb = ((Cc*)(uart->regs))->ccb;
  362. df = ccb->df & ~SbMASK;
  363. ccb->df = df|stop;
  364. axpcc(uart->regs, Ccu);
  365. return 0;
  366. }
  367. static int
  368. axpbits(Uart* uart, int bits)
  369. {
  370. Ccb *ccb;
  371. u16int df;
  372. bits -= 5;
  373. if(bits < 0 || bits > 3)
  374. return -1;
  375. ccb = ((Cc*)(uart->regs))->ccb;
  376. df = ccb->df & ~DbMASK;
  377. ccb->df = df|bits;
  378. axpcc(uart->regs, Ccu);
  379. return 0;
  380. }
  381. static int
  382. axpbaud(Uart* uart, int baud)
  383. {
  384. Ccb *ccb;
  385. int i, ibtr;
  386. /*
  387. * Set baud rate (high rates are special - only 16 bits).
  388. */
  389. if(baud <= 0)
  390. return -1;
  391. uart->baud = baud;
  392. ccb = ((Cc*)(uart->regs))->ccb;
  393. switch(baud){
  394. default:
  395. ccb->br = baud;
  396. break;
  397. case 76800:
  398. ccb->br = Br76800;
  399. break;
  400. case 115200:
  401. ccb->br = Br115200;
  402. break;
  403. }
  404. /*
  405. * Set trigger level to about 50 per second.
  406. */
  407. ibtr = baud/500;
  408. i = (ccb->ibea - ccb->ibsa)/2;
  409. if(ibtr > i)
  410. ibtr = i;
  411. ccb->ibtr = ibtr;
  412. axpcc(uart->regs, Ccu);
  413. return 0;
  414. }
  415. static void
  416. axpbreak(Uart* uart, int ms)
  417. {
  418. Ccb *ccb;
  419. u16int mc;
  420. /*
  421. * Send a break.
  422. */
  423. if(ms <= 0)
  424. ms = 200;
  425. ccb = ((Cc*)(uart->regs))->ccb;
  426. mc = ccb->mc;
  427. ccb->mc = Ab|mc;
  428. tsleep(&up->sleep, return0, 0, ms);
  429. ccb->mc = mc & ~Ab;
  430. }
  431. /* only called from interrupt service */
  432. static void
  433. axpmc(Cc* cc)
  434. {
  435. int old;
  436. Ccb *ccb;
  437. u16int ms;
  438. ccb = cc->ccb;
  439. ms = ccb->ms;
  440. if(ms & Scts){
  441. ilock(&cc->tlock);
  442. old = cc->cts;
  443. cc->cts = ms & Scts;
  444. if(old == 0 && cc->cts)
  445. cc->ctsbackoff = 2;
  446. iunlock(&cc->tlock);
  447. }
  448. if(ms & Sdsr){
  449. old = ms & Sdsr;
  450. if(cc->hup_dsr && cc->dsr && !old)
  451. cc->dohup = 1;
  452. cc->dsr = old;
  453. }
  454. if(ms & Sdcd){
  455. old = ms & Sdcd;
  456. if(cc->hup_dcd && cc->dcd && !old)
  457. cc->dohup = 1;
  458. cc->dcd = old;
  459. }
  460. }
  461. /* called from uartkick() with uart->tlock ilocked */
  462. static void
  463. axpkick(Uart* uart)
  464. {
  465. Cc *cc;
  466. Ccb *ccb;
  467. uchar *ep, *mem, *rp, *wp, *bp;
  468. if(uart->cts == 0 || uart->blocked)
  469. return;
  470. cc = uart->regs;
  471. ccb = cc->ccb;
  472. mem = (uchar*)cc->ctlr->gcb;
  473. bp = mem + ccb->obsa;
  474. rp = mem + ccb->obrp;
  475. wp = mem + ccb->obwp;
  476. ep = mem + ccb->obea;
  477. while(wp != rp-1 && (rp != bp || wp != ep)){
  478. /*
  479. * if we've exhausted the uart's output buffer,
  480. * ask for more from the output queue, and quit if there
  481. * isn't any.
  482. */
  483. if(uart->op >= uart->oe && uartstageoutput(uart) == 0)
  484. break;
  485. *wp++ = *(uart->op++);
  486. if(wp > ep)
  487. wp = bp;
  488. ccb->obwp = wp - mem;
  489. }
  490. }
  491. /* only called from interrupt service */
  492. static void
  493. axprecv(Cc* cc)
  494. {
  495. Ccb *ccb;
  496. uchar *ep, *mem, *rp, *wp;
  497. ccb = cc->ccb;
  498. mem = (uchar*)cc->ctlr->gcb;
  499. rp = mem + ccb->ibrp;
  500. wp = mem + ccb->ibwp;
  501. ep = mem + ccb->ibea;
  502. while(rp != wp){
  503. uartrecv(cc, *rp++); /* ilocks cc->tlock */
  504. if(rp > ep)
  505. rp = mem + ccb->ibsa;
  506. ccb->ibrp = rp - mem;
  507. }
  508. }
  509. static void
  510. axpinterrupt(Ureg*, void* arg)
  511. {
  512. int work;
  513. Cc *cc;
  514. Ctlr *ctlr;
  515. u32int ics;
  516. u16int r, sr;
  517. work = 0;
  518. ctlr = arg;
  519. ics = csr32r(ctlr, Ics);
  520. if(ics & 0x0810C000)
  521. print("%s: unexpected interrupt %#ux\n", ctlr->name, ics);
  522. if(!(ics & 0x00002000)) {
  523. print("%s: non-doorbell interrupt\n", ctlr->name);
  524. // ctlr->gcb->gcw2 = 0x0001; /* set Gintack */
  525. return;
  526. }
  527. // while(work to do){
  528. cc = ctlr->cc;
  529. for(sr = xchgw(&ctlr->gcb->isr, 0); sr != 0; sr >>= 1){
  530. if(sr & 0x0001)
  531. work++, axprecv(cc);
  532. cc++;
  533. }
  534. cc = ctlr->cc;
  535. for(sr = xchgw(&ctlr->gcb->osr, 0); sr != 0; sr >>= 1){
  536. if(sr & 0x0001)
  537. work++, uartkick(&cc->Uart);
  538. cc++;
  539. }
  540. cc = ctlr->cc;
  541. for(sr = xchgw(&ctlr->gcb->csr, 0); sr != 0; sr >>= 1){
  542. if(sr & 0x0001)
  543. work++, wakeup(cc);
  544. cc++;
  545. }
  546. cc = ctlr->cc;
  547. for(sr = xchgw(&ctlr->gcb->msr, 0); sr != 0; sr >>= 1){
  548. if(sr & 0x0001)
  549. work++, axpmc(cc);
  550. cc++;
  551. }
  552. cc = ctlr->cc;
  553. for(sr = xchgw(&ctlr->gcb->esr, 0); sr != 0; sr >>= 1){
  554. if(sr & 0x0001){
  555. r = cc->ccb->ms;
  556. if(r & Oe)
  557. cc->oerr++;
  558. if(r & Pe)
  559. cc->perr++;
  560. if(r & Fe)
  561. cc->ferr++;
  562. if (r & (Oe|Pe|Fe))
  563. work++;
  564. }
  565. cc++;
  566. }
  567. // }
  568. /* only meaningful if we don't share the irq */
  569. if (0 && !work)
  570. print("%s: interrupt with no work\n", ctlr->name);
  571. csr32w(ctlr, Pdb, 1); /* clear doorbell interrupt */
  572. ctlr->gcb->gcw2 = 0x0001; /* set Gintack */
  573. }
  574. static void
  575. axpdisable(Uart* uart)
  576. {
  577. Cc *cc;
  578. u16int lp;
  579. Ctlr *ctlr;
  580. /*
  581. * Turn off DTR and RTS, disable interrupts.
  582. */
  583. (*uart->phys->dtr)(uart, 0);
  584. (*uart->phys->rts)(uart, 0);
  585. cc = uart->regs;
  586. lp = cc->ccb->lp;
  587. cc->ccb->lp = Emcs|lp;
  588. axpcc(cc, Dt|Dr|Fob|Fib|Ccu);
  589. /*
  590. * The Uart is qlocked.
  591. */
  592. ctlr = cc->ctlr;
  593. ctlr->im &= ~(1<<cc->uartno);
  594. if(ctlr->im == 0)
  595. intrdisable(ctlr->pcidev->intl, axpinterrupt, ctlr,
  596. ctlr->pcidev->tbdf, ctlr->name);
  597. }
  598. static void
  599. axpenable(Uart* uart, int ie)
  600. {
  601. Cc *cc;
  602. Ctlr *ctlr;
  603. u16int lp;
  604. cc = uart->regs;
  605. ctlr = cc->ctlr;
  606. /*
  607. * Enable interrupts and turn on DTR and RTS.
  608. * Be careful if this is called to set up a polled serial line
  609. * early on not to try to enable interrupts as interrupt-
  610. * -enabling mechanisms might not be set up yet.
  611. */
  612. if(ie){
  613. /*
  614. * The Uart is qlocked.
  615. */
  616. if(ctlr->im == 0){
  617. intrenable(ctlr->pcidev->intl, axpinterrupt, ctlr,
  618. ctlr->pcidev->tbdf, ctlr->name);
  619. csr32w(ctlr, Ics, 0x00031F00);
  620. csr32w(ctlr, Pdb, 1);
  621. ctlr->gcb->gcw2 = 1;
  622. }
  623. ctlr->im |= 1<<cc->uartno;
  624. }
  625. (*uart->phys->dtr)(uart, 1);
  626. (*uart->phys->rts)(uart, 1);
  627. /*
  628. * Make sure we control RTS, DTR and break.
  629. */
  630. lp = cc->ccb->lp;
  631. cc->ccb->lp = Emcs|lp;
  632. cc->ccb->oblw = 64;
  633. axpcc(cc, Et|Er|Ccu);
  634. }
  635. static void*
  636. axpdealloc(Ctlr* ctlr)
  637. {
  638. int i;
  639. for(i = 0; i < 16; i++){
  640. if(ctlr->cc[i].name != nil)
  641. free(ctlr->cc[i].name);
  642. }
  643. if(ctlr->reg != nil)
  644. vunmap(ctlr->reg, ctlr->pcidev->mem[0].size);
  645. if(ctlr->mem != nil)
  646. vunmap(ctlr->mem, ctlr->pcidev->mem[2].size);
  647. if(ctlr->name != nil)
  648. free(ctlr->name);
  649. free(ctlr);
  650. return nil;
  651. }
  652. static Uart*
  653. axpalloc(int ctlrno, Pcidev* pcidev)
  654. {
  655. Cc *cc;
  656. uchar *p;
  657. Ctlr *ctlr;
  658. void *addr;
  659. char name[64];
  660. u32int bar, r;
  661. int i, n, timeo;
  662. ctlr = malloc(sizeof(Ctlr));
  663. seprint(name, name+sizeof(name), "uartaxp%d", ctlrno);
  664. kstrdup(&ctlr->name, name);
  665. ctlr->pcidev = pcidev;
  666. ctlr->ctlrno = ctlrno;
  667. /*
  668. * Access to runtime registers.
  669. */
  670. bar = pcidev->mem[0].bar;
  671. if((addr = vmap(bar & ~0x0F, pcidev->mem[0].size)) == 0){
  672. print("%s: can't map registers at %#ux\n", ctlr->name, bar);
  673. return axpdealloc(ctlr);
  674. }
  675. ctlr->reg = addr;
  676. print("%s: port 0x%ux irq %d ", ctlr->name, bar, pcidev->intl);
  677. /*
  678. * Local address space 0.
  679. */
  680. bar = pcidev->mem[2].bar;
  681. if((addr = vmap(bar & ~0x0F, pcidev->mem[2].size)) == 0){
  682. print("%s: can't map memory at %#ux\n", ctlr->name, bar);
  683. return axpdealloc(ctlr);
  684. }
  685. ctlr->mem = addr;
  686. ctlr->gcb = (Gcb*)(ctlr->mem+0x10000);
  687. print("mem 0x%ux size %d: ", bar, pcidev->mem[2].size);
  688. /*
  689. * Toggle the software reset and wait for
  690. * the adapter local init status to indicate done.
  691. *
  692. * The two 'delay(100)'s below are important,
  693. * without them the board seems to become confused
  694. * (perhaps it needs some 'quiet time' because the
  695. * timeout loops are not sufficient in themselves).
  696. */
  697. r = csr32r(ctlr, Mcc);
  698. csr32w(ctlr, Mcc, r|Asr);
  699. microdelay(1);
  700. csr32w(ctlr, Mcc, r&~Asr);
  701. delay(100);
  702. for(timeo = 0; timeo < 100000; timeo++){
  703. if(csr32r(ctlr, Mcc) & Lis)
  704. break;
  705. microdelay(1);
  706. }
  707. if(!(csr32r(ctlr, Mcc) & Lis)){
  708. print("%s: couldn't reset\n", ctlr->name);
  709. return axpdealloc(ctlr);
  710. }
  711. print("downloading...");
  712. /*
  713. * Copy the control programme to the card memory.
  714. * The card's i960 control structures live at 0xD000.
  715. */
  716. if(sizeof(uartaxpcp) > 0xD000){
  717. print("%s: control programme too big\n", ctlr->name);
  718. return axpdealloc(ctlr);
  719. }
  720. /* TODO: is this right for more than 1 card? devastar does the same */
  721. csr32w(ctlr, Remap, 0xA0000001);
  722. for(i = 0; i < sizeof(uartaxpcp); i++)
  723. ctlr->mem[i] = uartaxpcp[i];
  724. /*
  725. * Execute downloaded code and wait for it
  726. * to signal ready.
  727. */
  728. csr32w(ctlr, Mb0, Edcc);
  729. delay(100);
  730. /* the manual says to wait for Cpr for 1 second */
  731. for(timeo = 0; timeo < 10000; timeo++){
  732. if(csr32r(ctlr, Mb0) & Cpr)
  733. break;
  734. microdelay(100);
  735. }
  736. if(!(csr32r(ctlr, Mb0) & Cpr)){
  737. print("control programme not ready; Mb0 %#ux\n",
  738. csr32r(ctlr, Mb0));
  739. print("%s: distribution panel not connected or card not fully seated?\n",
  740. ctlr->name);
  741. return axpdealloc(ctlr);
  742. }
  743. print("\n");
  744. n = ctlr->gcb->ccbn;
  745. if(ctlr->gcb->bt != 0x12 || n > 16){
  746. print("%s: wrong board type %#ux, %d channels\n",
  747. ctlr->name, ctlr->gcb->bt, ctlr->gcb->ccbn);
  748. return axpdealloc(ctlr);
  749. }
  750. p = ((uchar*)ctlr->gcb) + ctlr->gcb->ccboff;
  751. for(i = 0; i < n; i++){
  752. cc = &ctlr->cc[i];
  753. cc->ccb = (Ccb*)p;
  754. p += ctlr->gcb->ccbsz;
  755. cc->uartno = i;
  756. cc->ctlr = ctlr;
  757. cc->regs = cc; /* actually Uart->regs */
  758. seprint(name, name+sizeof(name), "uartaxp%d%2.2d", ctlrno, i);
  759. kstrdup(&cc->name, name);
  760. cc->freq = 0;
  761. cc->bits = 8;
  762. cc->stop = 1;
  763. cc->parity = 'n';
  764. cc->baud = 9600;
  765. cc->phys = &axpphysuart;
  766. cc->console = 0;
  767. cc->special = 0;
  768. cc->next = &ctlr->cc[i+1];
  769. }
  770. ctlr->cc[n-1].next = nil;
  771. ctlr->next = nil;
  772. if(axpctlrhead != nil)
  773. axpctlrtail->next = ctlr;
  774. else
  775. axpctlrhead = ctlr;
  776. axpctlrtail = ctlr;
  777. return ctlr->cc;
  778. }
  779. static Uart*
  780. axppnp(void)
  781. {
  782. Pcidev *p;
  783. int ctlrno;
  784. Uart *head, *tail, *uart;
  785. /*
  786. * Loop through all PCI devices looking for simple serial
  787. * controllers (ccrb == 0x07) and configure the ones which
  788. * are familiar.
  789. */
  790. head = tail = nil;
  791. ctlrno = 0;
  792. for(p = pcimatch(nil, 0, 0); p != nil; p = pcimatch(p, 0, 0)){
  793. if(p->ccrb != 0x07)
  794. continue;
  795. switch((p->did<<16)|p->vid){
  796. default:
  797. continue;
  798. case (0x6001<<16)|0x114F: /* AvanstarXp */
  799. if((uart = axpalloc(ctlrno, p)) == nil)
  800. continue;
  801. break;
  802. }
  803. if(head != nil)
  804. tail->next = uart;
  805. else
  806. head = uart;
  807. for(tail = uart; tail->next != nil; tail = tail->next)
  808. ;
  809. ctlrno++;
  810. }
  811. return head;
  812. }
  813. PhysUart axpphysuart = {
  814. .name = "AvanstarXp",
  815. .pnp = axppnp,
  816. .enable = axpenable,
  817. .disable = axpdisable,
  818. .kick = axpkick,
  819. .dobreak = axpbreak,
  820. .baud = axpbaud,
  821. .bits = axpbits,
  822. .stop = axpstop,
  823. .parity = axpparity,
  824. .modemctl = axpmodemctl,
  825. .rts = axprts,
  826. .dtr = axpdtr,
  827. .status = axpstatus,
  828. .fifo = axpfifo,
  829. .getc = nil,
  830. .putc = nil,
  831. };