mach-wlr8100.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195
  1. /*
  2. * Sitecom X8 AC1750 WLR-8100 board support
  3. *
  4. * Based on the Qualcomm Atheros AP135/AP136 reference board support code
  5. * Copyright (c) 2012 Qualcomm Atheros
  6. * Copyright (c) 2012-2013 Gabor Juhos <juhosg@openwrt.org>
  7. *
  8. * Permission to use, copy, modify, and/or distribute this software for any
  9. * purpose with or without fee is hereby granted, provided that the above
  10. * copyright notice and this permission notice appear in all copies.
  11. *
  12. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  13. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  14. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  15. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  16. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  17. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  18. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  19. *
  20. */
  21. #include <linux/platform_device.h>
  22. #include <linux/ar8216_platform.h>
  23. #include <asm/mach-ath79/ar71xx_regs.h>
  24. #include "common.h"
  25. #include "pci.h"
  26. #include "dev-ap9x-pci.h"
  27. #include "dev-gpio-buttons.h"
  28. #include "dev-eth.h"
  29. #include "dev-leds-gpio.h"
  30. #include "dev-m25p80.h"
  31. #include "dev-usb.h"
  32. #include "dev-wmac.h"
  33. #include "machtypes.h"
  34. #define WLR8100_GPIO_LED_USB 4
  35. #define WLR8100_GPIO_LED_WLAN_5G 12
  36. #define WLR8100_GPIO_LED_WLAN_2G 13
  37. #define WLR8100_GPIO_LED_STATUS_RED 14
  38. #define WLR8100_GPIO_LED_WPS_RED 15
  39. #define WLR8100_GPIO_LED_STATUS_AMBER 19
  40. #define WLR8100_GPIO_LED_WPS_GREEN 20
  41. #define WLR8100_GPIO_BTN_WPS 16
  42. #define WLR8100_GPIO_BTN_RFKILL 21
  43. #define WLR8100_KEYS_POLL_INTERVAL 20 /* msecs */
  44. #define WLR8100_KEYS_DEBOUNCE_INTERVAL (3 * WLR8100_KEYS_POLL_INTERVAL)
  45. static struct gpio_led wlr8100_leds_gpio[] __initdata = {
  46. {
  47. .name = "wlr8100:amber:status",
  48. .gpio = WLR8100_GPIO_LED_STATUS_AMBER,
  49. .active_low = 1,
  50. },
  51. {
  52. .name = "wlr8100:red:status",
  53. .gpio = WLR8100_GPIO_LED_STATUS_RED,
  54. .active_low = 1,
  55. },
  56. {
  57. .name = "wlr8100:green:wps",
  58. .gpio = WLR8100_GPIO_LED_WPS_GREEN,
  59. .active_low = 1,
  60. },
  61. {
  62. .name = "wlr8100:red:wps",
  63. .gpio = WLR8100_GPIO_LED_WPS_RED,
  64. .active_low = 1,
  65. },
  66. {
  67. .name = "wlr8100:red:wlan-2g",
  68. .gpio = WLR8100_GPIO_LED_WLAN_2G,
  69. .active_low = 1,
  70. },
  71. {
  72. .name = "wlr8100:red:usb",
  73. .gpio = WLR8100_GPIO_LED_USB,
  74. .active_low = 1,
  75. }
  76. };
  77. static struct gpio_keys_button wlr8100_gpio_keys[] __initdata = {
  78. {
  79. .desc = "WPS button",
  80. .type = EV_KEY,
  81. .code = KEY_WPS_BUTTON,
  82. .debounce_interval = WLR8100_KEYS_DEBOUNCE_INTERVAL,
  83. .gpio = WLR8100_GPIO_BTN_WPS,
  84. .active_low = 1,
  85. },
  86. {
  87. .desc = "RFKILL button",
  88. .type = EV_KEY,
  89. .code = KEY_RFKILL,
  90. .debounce_interval = WLR8100_KEYS_DEBOUNCE_INTERVAL,
  91. .gpio = WLR8100_GPIO_BTN_RFKILL,
  92. .active_low = 1,
  93. },
  94. };
  95. static struct ar8327_pad_cfg wlr8100_ar8327_pad0_cfg;
  96. static struct ar8327_pad_cfg wlr8100_ar8327_pad6_cfg;
  97. static struct ar8327_platform_data wlr8100_ar8327_data = {
  98. .pad0_cfg = &wlr8100_ar8327_pad0_cfg,
  99. .pad6_cfg = &wlr8100_ar8327_pad6_cfg,
  100. .port0_cfg = {
  101. .force_link = 1,
  102. .speed = AR8327_PORT_SPEED_1000,
  103. .duplex = 1,
  104. .txpause = 1,
  105. .rxpause = 1,
  106. },
  107. .port6_cfg = {
  108. .force_link = 1,
  109. .speed = AR8327_PORT_SPEED_1000,
  110. .duplex = 1,
  111. .txpause = 1,
  112. .rxpause = 1,
  113. },
  114. };
  115. static struct mdio_board_info wlr8100_mdio0_info[] = {
  116. {
  117. .bus_id = "ag71xx-mdio.0",
  118. .mdio_addr = 0,
  119. .platform_data = &wlr8100_ar8327_data,
  120. },
  121. };
  122. static void __init wlr8100_common_setup(void)
  123. {
  124. ath79_register_m25p80(NULL);
  125. ath79_register_leds_gpio(-1, ARRAY_SIZE(wlr8100_leds_gpio),
  126. wlr8100_leds_gpio);
  127. ath79_register_gpio_keys_polled(-1, WLR8100_KEYS_POLL_INTERVAL,
  128. ARRAY_SIZE(wlr8100_gpio_keys),
  129. wlr8100_gpio_keys);
  130. ath79_register_usb();
  131. ath79_register_wmac_simple();
  132. ath79_setup_qca955x_eth_cfg(QCA955X_ETH_CFG_RGMII_EN);
  133. ath79_register_mdio(0, 0x0);
  134. mdiobus_register_board_info(wlr8100_mdio0_info,
  135. ARRAY_SIZE(wlr8100_mdio0_info));
  136. /* GMAC0 is connected to the RMGII interface */
  137. ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
  138. ath79_eth0_data.phy_mask = BIT(0);
  139. ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
  140. ath79_register_eth(0);
  141. /* GMAC1 is connected tot eh SGMII interface */
  142. ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII;
  143. ath79_eth1_data.speed = SPEED_1000;
  144. ath79_eth1_data.duplex = DUPLEX_FULL;
  145. ath79_register_eth(1);
  146. }
  147. static void __init wlr8100_010_setup(void)
  148. {
  149. /* GMAC0 of the AR8337 switch is connected to GMAC0 via RGMII */
  150. wlr8100_ar8327_pad0_cfg.mode = AR8327_PAD_MAC_RGMII;
  151. wlr8100_ar8327_pad0_cfg.txclk_delay_en = true;
  152. wlr8100_ar8327_pad0_cfg.rxclk_delay_en = true;
  153. wlr8100_ar8327_pad0_cfg.txclk_delay_sel = AR8327_CLK_DELAY_SEL1;
  154. wlr8100_ar8327_pad0_cfg.rxclk_delay_sel = AR8327_CLK_DELAY_SEL2;
  155. /* GMAC6 of the AR8337 switch is connected to GMAC1 via SGMII */
  156. wlr8100_ar8327_pad6_cfg.mode = AR8327_PAD_MAC_SGMII;
  157. wlr8100_ar8327_pad6_cfg.rxclk_delay_en = true;
  158. wlr8100_ar8327_pad6_cfg.rxclk_delay_sel = AR8327_CLK_DELAY_SEL0;
  159. ath79_eth0_pll_data.pll_1000 = 0xa6000000;
  160. ath79_eth1_pll_data.pll_1000 = 0x03000101;
  161. wlr8100_common_setup();
  162. ap91_pci_init_simple();
  163. }
  164. MIPS_MACHINE(ATH79_MACH_WLR8100, "WLR8100",
  165. "Sitecom WLR-8100",
  166. wlr8100_010_setup);