ar7240.dtsi 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "ar724x.dtsi"
  3. / {
  4. usb_phy: usb-phy {
  5. compatible = "qca,ar7200-usb-phy";
  6. reset-names = "usb-phy", "usb-ohci-dll";
  7. resets = <&rst 4>, <&rst 3>;
  8. #phy-cells = <0>;
  9. status = "disabled";
  10. };
  11. };
  12. &ahb {
  13. usb: usb@1b000000 {
  14. compatible = "generic-ohci";
  15. reg = <0x1b000000 0x1000>;
  16. interrupts = <3>;
  17. resets = <&rst 5>;
  18. reset-names = "usb-host";
  19. phy-names = "usb-phy";
  20. phys = <&usb_phy>;
  21. status = "disabled";
  22. };
  23. };
  24. &mdio0 {
  25. status = "okay";
  26. compatible = "qca,ar7240-mdio";
  27. builtin-switch;
  28. builtin_switch: switch0@1f {
  29. compatible = "qca,ar8216-builtin";
  30. reg = <0x1f>;
  31. resets = <&rst 8>;
  32. reset-names = "switch";
  33. mdio-bus {
  34. #address-cells = <1>;
  35. #size-cells = <0>;
  36. swphy4: ethernet-phy@4 {
  37. reg = <4>;
  38. phy-mode = "mii";
  39. };
  40. };
  41. };
  42. };
  43. &eth0 {
  44. compatible = "qca,ar7240-eth", "syscon";
  45. pll-data = <0x00110000 0x00001099 0x00991099>;
  46. resets = <&rst 9>;
  47. reset-names = "mac";
  48. phy-mode = "mii";
  49. phy-handle = <&swphy4>;
  50. };
  51. &eth1 {
  52. compatible = "qca,ar7240-eth", "syscon";
  53. pll-data = <0x00110000 0x00001099 0x00991099>;
  54. resets = <&rst 13>;
  55. reset-names = "mac";
  56. phy-mode = "gmii";
  57. fixed-link {
  58. speed = <1000>;
  59. full-duplex;
  60. };
  61. };