ALL5002.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /dts-v1/;
  2. #include "rt3352.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "allnet,all5002", "ralink,rt3352-soc";
  7. model = "Allnet ALL5002";
  8. i2c-gpio {
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. compatible = "i2c-gpio";
  12. gpios = <&gpio0 1 GPIO_ACTIVE_HIGH &gpio0 2 GPIO_ACTIVE_HIGH>;
  13. i2c-gpio,delay-us = <10>;
  14. pcf0: iexp@38 {
  15. #gpio-cells = <2>;
  16. compatible = "inxp,pcf8574a";
  17. reg = <0x38>;
  18. gpio-controller;
  19. };
  20. hwmon@4b {
  21. compatible = "national,lm92";
  22. reg = <0x4b>;
  23. };
  24. };
  25. gpio-leds {
  26. compatible = "gpio-leds";
  27. ld1 {
  28. label = "all5002:green:ld1";
  29. gpios = <&pcf0 0 GPIO_ACTIVE_LOW>;
  30. };
  31. ld2 {
  32. label = "all5002:green:ld2";
  33. gpios = <&pcf0 1 GPIO_ACTIVE_LOW>;
  34. };
  35. };
  36. };
  37. &gpio0 {
  38. status = "okay";
  39. };
  40. &spi0 {
  41. status = "okay";
  42. m25p80@0 {
  43. compatible = "jedec,spi-nor";
  44. reg = <0>;
  45. spi-max-frequency = <10000000>;
  46. partitions {
  47. compatible = "fixed-partitions";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. partition@0 {
  51. label = "u-boot";
  52. reg = <0x0 0x30000>;
  53. read-only;
  54. };
  55. partition@30000 {
  56. label = "u-boot-env";
  57. reg = <0x30000 0x10000>;
  58. read-only;
  59. };
  60. factory: partition@40000 {
  61. label = "factory";
  62. reg = <0x40000 0x10000>;
  63. read-only;
  64. };
  65. partition@50000 {
  66. label = "firmware";
  67. reg = <0x50000 0x1fb0000>;
  68. };
  69. };
  70. };
  71. };
  72. &pinctrl {
  73. state_default: pinctrl0 {
  74. gpio {
  75. ralink,group = "i2c", "jtag", "rgmii", "mdio", "uartf";
  76. ralink,function = "gpio";
  77. };
  78. };
  79. };
  80. &ethernet {
  81. mtd-mac-address = <&factory 0x28>;
  82. };
  83. &esw {
  84. mediatek,portmap = <0x3f>;
  85. };
  86. &wmac {
  87. ralink,mtd-eeprom = <&factory 0>;
  88. };
  89. &ehci {
  90. status = "okay";
  91. };
  92. &ohci {
  93. status = "okay";
  94. };