ArcherC20v4.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /dts-v1/;
  2. #include "TPLINK-8M.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. #include <dt-bindings/gpio/gpio.h>
  5. / {
  6. compatible = "tplink,c20-v4", "mediatek,mt7628an-soc";
  7. model = "TP-Link Archer C20 v4";
  8. aliases {
  9. led-boot = &led_power;
  10. led-failsafe = &led_power;
  11. led-running = &led_power;
  12. led-upgrade = &led_power;
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. lan {
  17. label = "c20-v4:green:lan";
  18. gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
  19. };
  20. led_power: power {
  21. label = "c20-v4:green:power";
  22. gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
  23. };
  24. wan {
  25. label = "c20-v4:green:wan";
  26. gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
  27. };
  28. wan_orange {
  29. label = "c20-v4:orange:wan";
  30. gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
  31. };
  32. wlan5g {
  33. label = "c20-v4:green:wlan5g";
  34. gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
  35. };
  36. wlan2g {
  37. label = "c20-v4:green:wlan2g";
  38. gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
  39. };
  40. wps {
  41. label = "c20-v4:green:wps";
  42. gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
  43. };
  44. };
  45. gpio-keys-polled {
  46. compatible = "gpio-keys-polled";
  47. poll-interval = <20>;
  48. reset {
  49. label = "reset";
  50. gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
  51. linux,code = <KEY_RESTART>;
  52. };
  53. rfkill {
  54. label = "rfkill";
  55. gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
  56. linux,code = <KEY_RFKILL>;
  57. };
  58. };
  59. };
  60. &wmac {
  61. mtd-mac-address-increment = <(-2)>;
  62. };
  63. &ethernet {
  64. mediatek,portmap = "wllll";
  65. };
  66. &pinctrl {
  67. state_default: pinctrl0 {
  68. gpio {
  69. ralink,group = "i2s", "refclk", "p0led_an", "p1led_an", "p2led_an", "p3led_an", "p4led_an", "wdt";
  70. ralink,function = "gpio";
  71. };
  72. };
  73. };
  74. &pcie {
  75. status = "okay";
  76. };
  77. &pcie0 {
  78. mt76@0,0 {
  79. reg = <0x0000 0 0 0 0>;
  80. mediatek,mtd-eeprom = <&factory 0x28000>;
  81. ieee80211-freq-limit = <5000000 6000000>;
  82. mtd-mac-address = <&factory 0xf100>;
  83. mtd-mac-address-increment = <(-1)>;
  84. };
  85. };