CS-QR10.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "planex,cs-qr10", "ralink,mt7620a-soc";
  7. model = "Planex CS-QR10";
  8. aliases {
  9. led-boot = &led_power;
  10. led-failsafe = &led_power;
  11. led-running = &led_power;
  12. led-upgrade = &led_power;
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. led_power: power {
  17. label = "cs-qr10:red:power";
  18. gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
  19. };
  20. };
  21. gpio-keys-polled {
  22. compatible = "gpio-keys-polled";
  23. poll-interval = <20>;
  24. s1 {
  25. label = "reset";
  26. gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
  27. linux,code = <KEY_RESTART>;
  28. };
  29. s2 {
  30. label = "wps";
  31. gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
  32. linux,code = <KEY_WPS_BUTTON>;
  33. };
  34. };
  35. };
  36. &gpio0 {
  37. status = "okay";
  38. };
  39. &gpio1 {
  40. status = "okay";
  41. };
  42. &gpio2 {
  43. status = "okay";
  44. };
  45. &gpio3 {
  46. status = "okay";
  47. };
  48. &i2c {
  49. status = "okay";
  50. };
  51. &i2s {
  52. status = "okay";
  53. pinctrl-names = "default";
  54. pinctrl-0 = <&pcm_i2s_pins>;
  55. };
  56. &spi0 {
  57. status = "okay";
  58. m25p80@0 {
  59. compatible = "jedec,spi-nor";
  60. reg = <0>;
  61. spi-max-frequency = <10000000>;
  62. partitions {
  63. compatible = "fixed-partitions";
  64. #address-cells = <1>;
  65. #size-cells = <1>;
  66. partition@0 {
  67. label = "u-boot";
  68. reg = <0x0 0x30000>;
  69. read-only;
  70. };
  71. partition@30000 {
  72. label = "u-boot-env";
  73. reg = <0x30000 0x10000>;
  74. read-only;
  75. };
  76. factory: partition@40000 {
  77. label = "factory";
  78. reg = <0x40000 0x10000>;
  79. read-only;
  80. };
  81. partition@50000 {
  82. label = "firmware";
  83. reg = <0x50000 0x7b0000>;
  84. };
  85. };
  86. };
  87. };
  88. &pcm {
  89. status = "okay";
  90. };
  91. &gdma {
  92. status = "okay";
  93. };
  94. &pinctrl {
  95. state_default: pinctrl0 {
  96. gpio {
  97. ralink,group = "spi refclk", "rgmii1";
  98. ralink,function = "gpio";
  99. };
  100. wdt {
  101. ralink,group = "wdt";
  102. ralink,function = "wdt refclk";
  103. };
  104. };
  105. };
  106. &ethernet {
  107. pinctrl-names = "default";
  108. pinctrl-0 = <&ephy_pins>;
  109. mtd-mac-address = <&factory 0x4>;
  110. mediatek,portmap = "llllw";
  111. };
  112. &gsw {
  113. ralink,port4 = "ephy";
  114. };
  115. &sdhci {
  116. status = "okay";
  117. };
  118. &ehci {
  119. status = "okay";
  120. };
  121. &ohci {
  122. status = "okay";
  123. };
  124. &wmac {
  125. ralink,mtd-eeprom = <&factory 0>;
  126. };
  127. &pcie {
  128. status = "okay";
  129. };