DWR-921-C1.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /dts-v1/;
  2. #include "mt7620n.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "dlink,dwr-921-c1", "ralink,mt7620n-soc";
  7. model = "D-Link DWR-921 C1";
  8. aliases {
  9. led-boot = &led_sstrenghg;
  10. led-failsafe = &led_sstrenghg;
  11. };
  12. gpio-keys-polled {
  13. compatible = "gpio-keys-polled";
  14. poll-interval = <20>;
  15. wps {
  16. label = "wps";
  17. gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
  18. linux,code = <KEY_WPS_BUTTON>;
  19. };
  20. reset {
  21. label = "reset";
  22. gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
  23. linux,code = <KEY_RESTART>;
  24. };
  25. };
  26. gpio-leds {
  27. compatible = "gpio-leds";
  28. sms {
  29. label = "dwr-921-c1:green:sms";
  30. gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
  31. };
  32. lan {
  33. label = "dwr-921-c1:green:lan";
  34. gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
  35. };
  36. led_sstrenghg: sstrengthg {
  37. label = "dwr-921-c1:green:sigstrength";
  38. gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
  39. };
  40. sstrengthr {
  41. label = "dwr-921-c1:red:sigstrength";
  42. gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
  43. };
  44. 4g {
  45. label = "dwr-921-c1:green:4g";
  46. gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
  47. };
  48. 3g {
  49. label = "dwr-921-c1:green:3g";
  50. gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
  51. };
  52. wifi {
  53. label = "dwr-921-c1:green:wifi";
  54. gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
  55. };
  56. };
  57. gpio_export {
  58. compatible = "gpio-export";
  59. #size-cells = <0>;
  60. lte_modem_enable {
  61. gpio-export,name = "lte_modem_enable";
  62. gpio-export,output = <1>;
  63. gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
  64. };
  65. };
  66. };
  67. &gpio1 {
  68. status = "okay";
  69. };
  70. &gpio2 {
  71. status = "okay";
  72. };
  73. &gpio3 {
  74. status = "okay";
  75. };
  76. &spi0 {
  77. status = "okay";
  78. m25p80@0 {
  79. compatible = "jedec,spi-nor";
  80. reg = <0>;
  81. spi-max-frequency = <10000000>;
  82. partitions {
  83. compatible = "fixed-partitions";
  84. #address-cells = <1>;
  85. #size-cells = <1>;
  86. partition@0 {
  87. label = "jboot";
  88. reg = <0x0 0x10000>;
  89. read-only;
  90. };
  91. partition@10000 {
  92. label = "firmware";
  93. reg = <0x10000 0xfe0000>;
  94. };
  95. config: partition@ff0000 {
  96. label = "config";
  97. reg = <0xff0000 0x10000>;
  98. read-only;
  99. };
  100. };
  101. };
  102. };
  103. &ehci {
  104. status = "okay";
  105. };
  106. &ohci {
  107. status = "okay";
  108. };
  109. &ethernet {
  110. port@4 {
  111. status = "okay";
  112. };
  113. };
  114. &pinctrl {
  115. state_default: pinctrl0 {
  116. default {
  117. ralink,group = "spi refclk", "i2c", "ephy", "wled";
  118. ralink,function = "gpio";
  119. };
  120. };
  121. };