MAC1200RV2.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107
  1. /dts-v1/;
  2. #include "mt7628an.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "mercury,mac1200r-v2", "mediatek,mt7628an-soc";
  7. model = "Mercury MAC1200R v2";
  8. aliases {
  9. led-boot = &led_status;
  10. led-failsafe = &led_status;
  11. led-running = &led_status;
  12. led-upgrade = &led_status;
  13. };
  14. chosen {
  15. bootargs = "console=ttyS0,57600";
  16. };
  17. memory@0 {
  18. device_type = "memory";
  19. reg = <0x0 0x2000000>;
  20. };
  21. gpio-leds {
  22. compatible = "gpio-leds";
  23. led_status: status {
  24. label = "mac1200rv2:green:status";
  25. gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
  26. };
  27. };
  28. };
  29. &spi0 {
  30. status = "okay";
  31. m25p80@0 {
  32. compatible = "jedec,spi-nor";
  33. reg = <0 0>;
  34. spi-max-frequency = <10000000>;
  35. m25p,chunked-io = <32>;
  36. partitions {
  37. compatible = "fixed-partitions";
  38. #address-cells = <1>;
  39. #size-cells = <1>;
  40. partition@0 {
  41. label = "u-boot";
  42. reg = <0x0 0x1d800>;
  43. };
  44. factory: partition@1d800 {
  45. label = "factory_info";
  46. reg = <0x1d800 0x800>;
  47. read-only;
  48. };
  49. art: partition@1e000 {
  50. label = "art";
  51. reg = <0x1e000 0x2000>;
  52. read-only;
  53. };
  54. partition@20000 {
  55. label = "config";
  56. reg = <0x20000 0x10000>;
  57. };
  58. partition@30000 {
  59. label = "u-boot2";
  60. reg = <0x30000 0x10000>;
  61. };
  62. partition@40000 {
  63. label = "firmware";
  64. reg = <0x40000 0x7c0000>;
  65. };
  66. };
  67. };
  68. };
  69. &ethernet {
  70. pinctrl-names = "default";
  71. mtd-mac-address = <&factory 0xd>;
  72. mediatek,portmap = "llllw";
  73. };
  74. &wmac {
  75. status = "okay";
  76. ralink,mtd-eeprom = <&art 0x0>;
  77. };
  78. &pcie {
  79. status = "okay";
  80. };
  81. &pcie0 {
  82. mt76@0,0 {
  83. reg = <0x0000 0 0 0 0>;
  84. mediatek,mtd-eeprom = <&art 0x1000>;
  85. ieee80211-freq-limit = <5000000 6000000>;
  86. };
  87. };