MT7620a_MT7530.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. / {
  4. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  5. model = "Ralink MT7620a + MT7530 evaluation board";
  6. };
  7. &spi0 {
  8. status = "okay";
  9. m25p80@0 {
  10. compatible = "jedec,spi-nor";
  11. reg = <0>;
  12. spi-max-frequency = <10000000>;
  13. partitions {
  14. compatible = "fixed-partitions";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. partition@0 {
  18. label = "u-boot";
  19. reg = <0x0 0x30000>;
  20. read-only;
  21. };
  22. partition@30000 {
  23. label = "u-boot-env";
  24. reg = <0x30000 0x10000>;
  25. read-only;
  26. };
  27. factory: partition@40000 {
  28. label = "factory";
  29. reg = <0x40000 0x10000>;
  30. read-only;
  31. };
  32. partition@50000 {
  33. label = "firmware";
  34. reg = <0x50000 0x7b0000>;
  35. };
  36. };
  37. };
  38. };
  39. &pinctrl {
  40. state_default: pinctrl0 {
  41. gpio {
  42. ralink,group = "i2c", "uartf";
  43. ralink,function = "gpio";
  44. };
  45. };
  46. };
  47. &ethernet {
  48. status = "okay";
  49. pinctrl-names = "default";
  50. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  51. mediatek,portmap = "llllw";
  52. port@5 {
  53. status = "okay";
  54. mediatek,fixed-link = <1000 1 1 1>;
  55. phy-mode = "rgmii";
  56. };
  57. mdio-bus {
  58. status = "okay";
  59. phy0: ethernet-phy@0 {
  60. reg = <0>;
  61. phy-mode = "rgmii";
  62. };
  63. phy1: ethernet-phy@1 {
  64. reg = <1>;
  65. phy-mode = "rgmii";
  66. };
  67. phy2: ethernet-phy@2 {
  68. reg = <2>;
  69. phy-mode = "rgmii";
  70. };
  71. phy3: ethernet-phy@3 {
  72. reg = <3>;
  73. phy-mode = "rgmii";
  74. };
  75. phy4: ethernet-phy@4 {
  76. reg = <4>;
  77. phy-mode = "rgmii";
  78. };
  79. phy1f: ethernet-phy@1f {
  80. reg = <0x1f>;
  81. phy-mode = "rgmii";
  82. };
  83. };
  84. };
  85. &gsw {
  86. mediatek,port4 = "gmac";
  87. };
  88. &pcie {
  89. status = "okay";
  90. };
  91. &ehci {
  92. status = "okay";
  93. };
  94. &ohci {
  95. status = "okay";
  96. };