1
0

MT7620a_V22SG.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  7. model = "Ralink MT7620a V22SG High Power evaluation board";
  8. gpio-keys-polled {
  9. compatible = "gpio-keys-polled";
  10. poll-interval = <20>;
  11. reset {
  12. label = "reset";
  13. gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
  14. linux,code = <KEY_RESTART>;
  15. };
  16. aoss {
  17. label = "aoss";
  18. gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
  19. linux,code = <KEY_WPS_BUTTON>;
  20. };
  21. };
  22. nand {
  23. compatible = "mtk,mt7620-nand";
  24. partitions {
  25. compatible = "fixed-partitions";
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. partition@0 {
  29. label = "u-boot";
  30. reg = <0x0 0x40000>;
  31. read-only;
  32. };
  33. partition@40000 {
  34. label = "u-boot-env";
  35. reg = <0x40000 0x20000>;
  36. read-only;
  37. };
  38. factory: partition@60000 {
  39. label = "factory";
  40. reg = <0x60000 0x20000>;
  41. read-only;
  42. };
  43. partition@80000 {
  44. label = "firmware";
  45. reg = <0x80000 0x7f80000>;
  46. };
  47. };
  48. };
  49. };
  50. &pinctrl {
  51. state_default: pinctrl0 {
  52. gpio {
  53. ralink,group = "i2c", "uartf", "spi";
  54. ralink,function = "gpio";
  55. };
  56. };
  57. };
  58. &ethernet {
  59. status = "okay";
  60. pinctrl-names = "default";
  61. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  62. mediatek,portmap = "llllw";
  63. port@4 {
  64. status = "okay";
  65. phy-handle = <&phy4>;
  66. phy-mode = "rgmii";
  67. };
  68. port@5 {
  69. status = "okay";
  70. phy-handle = <&phy5>;
  71. phy-mode = "rgmii";
  72. };
  73. mdio-bus {
  74. status = "okay";
  75. phy4: ethernet-phy@4 {
  76. reg = <4>;
  77. phy-mode = "rgmii";
  78. };
  79. phy5: ethernet-phy@5 {
  80. reg = <5>;
  81. phy-mode = "rgmii";
  82. };
  83. };
  84. };
  85. &gsw {
  86. mediatek,port4 = "gmac";
  87. };
  88. &pcie {
  89. status = "okay";
  90. };
  91. &ehci {
  92. status = "okay";
  93. };
  94. &ohci {
  95. status = "okay";
  96. };