MZK-EX750NP.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "planex,mzk-ex750np", "ralink,mt7620a-soc";
  7. model = "Planex MZK-EX750NP";
  8. aliases {
  9. led-boot = &led_power;
  10. led-failsafe = &led_power;
  11. led-running = &led_power;
  12. led-upgrade = &led_power;
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. led_power: power {
  17. label = "mzk-ex750np:red:power";
  18. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  19. };
  20. wifi {
  21. label = "mzk-ex750np:red:wifi";
  22. gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
  23. };
  24. wps {
  25. label = "mzk-ex750np:green:wps";
  26. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  27. };
  28. rep {
  29. label = "mzk-ex750np:blue:rep";
  30. gpios = <&gpio2 16 GPIO_ACTIVE_LOW>;
  31. };
  32. wifi1 {
  33. label = "mzk-ex750np:blue:wifi1";
  34. gpios = <&gpio2 19 GPIO_ACTIVE_LOW>;
  35. };
  36. wifi2 {
  37. label = "mzk-ex750np:blue:wifi2";
  38. gpios = <&gpio2 18 GPIO_ACTIVE_LOW>;
  39. };
  40. wifi3 {
  41. label = "mzk-ex750np:blue:wifi3";
  42. gpios = <&gpio2 17 GPIO_ACTIVE_LOW>;
  43. };
  44. };
  45. gpio-keys-polled {
  46. compatible = "gpio-keys-polled";
  47. poll-interval = <20>;
  48. reset {
  49. label = "reset";
  50. gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
  51. linux,code = <KEY_RESTART>;
  52. };
  53. wps {
  54. label = "wps";
  55. gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>;
  56. linux,code = <KEY_RFKILL>;
  57. };
  58. };
  59. };
  60. &gpio2 {
  61. status = "okay";
  62. };
  63. &gpio3 {
  64. status = "okay";
  65. };
  66. &spi0 {
  67. status = "okay";
  68. m25p80@0 {
  69. compatible = "jedec,spi-nor";
  70. reg = <0>;
  71. spi-max-frequency = <10000000>;
  72. partitions {
  73. compatible = "fixed-partitions";
  74. #address-cells = <1>;
  75. #size-cells = <1>;
  76. partition@0 {
  77. label = "u-boot";
  78. reg = <0x0 0x30000>;
  79. read-only;
  80. };
  81. partition@30000 {
  82. label = "u-boot-env";
  83. reg = <0x30000 0x10000>;
  84. read-only;
  85. };
  86. factory: partition@40000 {
  87. label = "factory";
  88. reg = <0x40000 0x10000>;
  89. read-only;
  90. };
  91. partition@50000 {
  92. label = "firmware";
  93. reg = <0x50000 0x730000>;
  94. };
  95. partition@780000 {
  96. label = "Udata";
  97. reg = <0x780000 0x80000>;
  98. };
  99. };
  100. };
  101. };
  102. &pinctrl {
  103. state_default: pinctrl0 {
  104. gpio {
  105. ralink,group = "uartf", "nd_sd", "rgmii2", "wled";
  106. ralink,function = "gpio";
  107. };
  108. };
  109. };
  110. &ethernet {
  111. pinctrl-names = "default";
  112. pinctrl-0 = <&ephy_pins>;
  113. mtd-mac-address = <&factory 0x4>;
  114. mediatek,portmap = "llllw";
  115. };
  116. &wmac {
  117. ralink,mtd-eeprom = <&factory 0>;
  118. };
  119. &pcie {
  120. status = "okay";
  121. };
  122. &pcie0 {
  123. mt76@0,0 {
  124. reg = <0x0000 0 0 0 0>;
  125. mediatek,mtd-eeprom = <&factory 0x8000>;
  126. };
  127. };