NIXCORE.dtsi 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. #include "rt5350.dtsi"
  2. #include <dt-bindings/gpio/gpio.h>
  3. / {
  4. compatible = "nixcore,x1", "ralink,rt5350-soc";
  5. chosen {
  6. bootargs = "console=ttyS1,57600";
  7. };
  8. gpio-export {
  9. compatible = "gpio-export";
  10. #size-cells = <0>;
  11. gpio0 {
  12. gpio-export,name = "gpio0";
  13. gpio-export,direction_may_change = <1>;
  14. gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
  15. };
  16. gpio1 {
  17. gpio-export,name = "gpio1";
  18. gpio-export,direction_may_change = <1>;
  19. gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
  20. };
  21. /* GPIOs 1-6 are I2C,SPI */
  22. /* GPIO 7-14 are uart1 */
  23. /* GPIOs 15 & 16 are uart2 */
  24. /* JTAG */
  25. gpio17 {
  26. /* JTAG_TDO */
  27. gpio-export,name = "gpio17";
  28. gpio-export,direction_may_change = <1>;
  29. gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
  30. };
  31. gpio18 {
  32. /* JTAG_TDI */
  33. gpio-export,name = "gpio18";
  34. gpio-export,direction_may_change = <1>;
  35. gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
  36. };
  37. gpio19 {
  38. /* JTAG_TMS */
  39. gpio-export,name = "gpio19";
  40. gpio-export,direction_may_change = <1>;
  41. gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
  42. };
  43. gpio20 {
  44. /* JTAG_TCLK */
  45. gpio-export,name = "gpio20";
  46. gpio-export,direction_may_change = <1>;
  47. gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
  48. };
  49. gpio21 {
  50. /* JTAG_TRST_N */
  51. gpio-export,name = "gpio21";
  52. gpio-export,direction_may_change = <1>;
  53. gpios = <&gpio0 21 GPIO_ACTIVE_HIGH>;
  54. };
  55. /* ETH LEDs */
  56. /*
  57. gpio22 {
  58. gpio-export,name = "gpio22";
  59. gpio-export,direction_may_change = <1>;
  60. gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
  61. };
  62. gpio23 {
  63. gpio-export,name = "gpio23";
  64. gpio-export,direction_may_change = <1>;
  65. gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
  66. };
  67. gpio24 {
  68. gpio-export,name = "gpio24";
  69. gpio-export,direction_may_change = <1>;
  70. gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
  71. };
  72. gpio25 {
  73. gpio-export,name = "gpio25";
  74. gpio-export,direction_may_change = <1>;
  75. gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
  76. };
  77. */
  78. gpio26 {
  79. /* ETH4_LED */
  80. gpio-export,name = "gpio26";
  81. gpio-export,direction_may_change = <1>;
  82. gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
  83. };
  84. gpio27 {
  85. /* spi_cs1 */
  86. gpio-export,name = "gpio27";
  87. gpio-export,direction_may_change = <1>;
  88. gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
  89. };
  90. };
  91. };
  92. &gpio0 {
  93. status = "okay";
  94. };
  95. &gpio1 {
  96. status = "okay";
  97. };
  98. &i2c {
  99. status = "okay";
  100. };
  101. &uart {
  102. status = "okay";
  103. reset-names = "gpio uartf";
  104. };
  105. &pinctrl {
  106. state_default: pinctrl0 {
  107. gpio {
  108. ralink,group = "jtag", "led", "spi_cs1";
  109. ralink,function = "gpio";
  110. };
  111. };
  112. };
  113. &ethernet {
  114. mtd-mac-address = <&factory 0x4>;
  115. };
  116. &esw {
  117. mediatek,portmap = <0x17>;
  118. };
  119. &wmac {
  120. ralink,mtd-eeprom = <&factory 0>;
  121. };
  122. &ehci {
  123. status = "okay";
  124. };
  125. &ohci {
  126. status = "okay";
  127. };