1
0

OMEGA2.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175
  1. #include "mt7628an.dtsi"
  2. #include <dt-bindings/gpio/gpio.h>
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "onion,omega2", "mediatek,mt7628an-soc";
  6. aliases {
  7. led-boot = &system_led;
  8. led-failsafe = &system_led;
  9. led-running = &system_led;
  10. led-upgrade = &system_led;
  11. };
  12. chosen {
  13. bootargs = "console=ttyS0,115200";
  14. };
  15. gpio-leds {
  16. compatible = "gpio-leds";
  17. system_led: system {
  18. gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
  19. };
  20. };
  21. gpio-keys-polled {
  22. compatible = "gpio-keys-polled";
  23. poll-interval = <20>;
  24. reset {
  25. label = "reset";
  26. gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
  27. linux,code = <KEY_RESTART>;
  28. };
  29. };
  30. };
  31. &pinctrl {
  32. state_default: pinctrl0 {
  33. gpio {
  34. ralink,group = "gpio";
  35. ralink,function = "gpio";
  36. };
  37. perst {
  38. ralink,group = "perst";
  39. ralink,function = "gpio";
  40. };
  41. refclk {
  42. ralink,group = "refclk";
  43. ralink,function = "gpio";
  44. };
  45. i2s {
  46. ralink,group = "i2s";
  47. ralink,function = "gpio";
  48. };
  49. spis {
  50. ralink,group = "spis";
  51. ralink,function = "gpio";
  52. };
  53. wled_kn {
  54. ralink,group = "wled_kn";
  55. ralink,function = "gpio";
  56. };
  57. wled_an {
  58. ralink,group = "wled_an";
  59. ralink,function = "gpio";
  60. };
  61. wdt {
  62. ralink,group = "wdt";
  63. ralink,function = "gpio";
  64. };
  65. pwm0 {
  66. ralink,group = "pwm0";
  67. ralink,function = "gpio";
  68. };
  69. pwm1 {
  70. ralink,group = "pwm1";
  71. ralink,function = "gpio";
  72. };
  73. };
  74. };
  75. &gpio1 {
  76. status = "okay";
  77. };
  78. &gpio2 {
  79. status = "okay";
  80. };
  81. &spi0 {
  82. status = "okay";
  83. pinctrl-names = "default";
  84. pinctrl-0 = <&spi_pins>, <&spi_cs1_pins>;
  85. m25p80@0 {
  86. compatible = "jedec,spi-nor";
  87. reg = <0>;
  88. spi-max-frequency = <40000000>;
  89. m25p,chunked-io = <31>;
  90. partitions {
  91. compatible = "fixed-partitions";
  92. #address-cells = <1>;
  93. #size-cells = <1>;
  94. partition@0 {
  95. label = "u-boot";
  96. reg = <0x0 0x30000>;
  97. read-only;
  98. };
  99. partition@30000 {
  100. label = "u-boot-env";
  101. reg = <0x30000 0x10000>;
  102. read-only;
  103. };
  104. factory: partition@40000 {
  105. label = "factory";
  106. reg = <0x40000 0x10000>;
  107. read-only;
  108. };
  109. firmware: partition@50000 {
  110. label = "firmware";
  111. };
  112. };
  113. };
  114. spidev@1 {
  115. #address-cells = <1>;
  116. #size-cells = <1>;
  117. compatible = "linux,spidev";
  118. reg = <1>;
  119. spi-max-frequency = <40000000>;
  120. };
  121. };
  122. &i2c {
  123. status = "okay";
  124. };
  125. &uart1 {
  126. status = "okay";
  127. };
  128. &uart2 {
  129. status = "okay";
  130. };
  131. &ethernet {
  132. mtd-mac-address = <&factory 0x28>;
  133. };
  134. &sdhci {
  135. status = "okay";
  136. mediatek,cd-low;
  137. };
  138. &wmac {
  139. status = "okay";
  140. };