1
0

RT-N10-PLUS.dts 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "asus,rt-n10-plus", "ralink,rt3050-soc";
  7. model = "Asus RT-N10+";
  8. aliases {
  9. led-boot = &led_wps;
  10. led-failsafe = &led_wps;
  11. led-running = &led_wps;
  12. led-upgrade = &led_wps;
  13. };
  14. cfi@1f000000 {
  15. compatible = "cfi-flash";
  16. reg = <0x1f000000 0x800000>;
  17. bank-width = <2>;
  18. device-width = <2>;
  19. partitions {
  20. compatible = "fixed-partitions";
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. partition@0 {
  24. label = "u-boot";
  25. reg = <0x0 0x30000>;
  26. read-only;
  27. };
  28. partition@30000 {
  29. label = "devdata";
  30. reg = <0x30000 0x10000>;
  31. read-only;
  32. };
  33. devconf: partition@40000 {
  34. label = "devconf";
  35. reg = <0x40000 0x10000>;
  36. read-only;
  37. };
  38. partition@50000 {
  39. label = "firmware";
  40. reg = <0x50000 0x3b0000>;
  41. };
  42. };
  43. };
  44. gpio-leds {
  45. compatible = "gpio-leds";
  46. led_wps: wps {
  47. label = "rt-n10-plus:green:wps";
  48. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  49. };
  50. };
  51. gpio-keys-polled {
  52. compatible = "gpio-keys-polled";
  53. poll-interval = <20>;
  54. reset {
  55. label = "reset";
  56. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  57. linux,code = <KEY_RESTART>;
  58. };
  59. wps {
  60. label = "wps";
  61. gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
  62. linux,code = <KEY_WPS_BUTTON>;
  63. };
  64. };
  65. };
  66. &ethernet {
  67. mtd-mac-address = <&devconf 0x4>;
  68. };
  69. &esw {
  70. mediatek,portmap = <0x3e>;
  71. };
  72. &wmac {
  73. ralink,mtd-eeprom = <&devconf 0>;
  74. };