WL-330N.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "asus,wl-330n", "ralink,rt3050-soc";
  7. model = "Asus WL-330N";
  8. aliases {
  9. led-boot = &led_power;
  10. led-failsafe = &led_power;
  11. led-running = &led_power;
  12. led-upgrade = &led_power;
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. link {
  17. label = "wl-330n:blue:link";
  18. gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
  19. };
  20. led_power: power {
  21. label = "wl-330n:blue:power";
  22. gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
  23. };
  24. };
  25. gpio-keys-polled {
  26. compatible = "gpio-keys-polled";
  27. poll-interval = <20>;
  28. reset {
  29. label = "reset";
  30. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  31. linux,code = <KEY_RESTART>;
  32. };
  33. wps {
  34. label = "wps";
  35. gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
  36. linux,code = <KEY_RESTART>;
  37. };
  38. };
  39. };
  40. &spi0 {
  41. status = "okay";
  42. m25p80@0 {
  43. compatible = "jedec,spi-nor";
  44. reg = <0>;
  45. spi-max-frequency = <10000000>;
  46. partitions {
  47. compatible = "fixed-partitions";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. partition@0 {
  51. label = "u-boot";
  52. reg = <0x0 0x30000>;
  53. read-only;
  54. };
  55. partition@30000 {
  56. label = "u-boot-env";
  57. reg = <0x30000 0x10000>;
  58. read-only;
  59. };
  60. factory: partition@40000 {
  61. label = "factory";
  62. reg = <0x40000 0x10000>;
  63. read-only;
  64. };
  65. partition@50000 {
  66. label = "firmware";
  67. reg = <0x50000 0x3b0000>;
  68. };
  69. };
  70. };
  71. };
  72. &pinctrl {
  73. state_default: pinctrl0 {
  74. gpio {
  75. ralink,group = "i2c", "jtag", "rgmii", "mdio", "uartf";
  76. ralink,function = "gpio";
  77. };
  78. };
  79. };
  80. &ethernet {
  81. mtd-mac-address = <&factory 0x4>;
  82. };
  83. &esw {
  84. mediatek,portmap = <0x3e>;
  85. };
  86. &wmac {
  87. ralink,mtd-eeprom = <&factory 0>;
  88. };