1
0

ZBT-WE1326.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "zbtlink,zbt-we1326", "mediatek,mt7621-soc";
  7. model = "ZBT-WE1326";
  8. chosen {
  9. bootargs = "console=ttyS0,115200";
  10. };
  11. memory@0 {
  12. device_type = "memory";
  13. reg = <0x0 0x1c000000>, <0x20000000 0x4000000>;
  14. };
  15. gpio-keys-polled {
  16. compatible = "gpio-keys-polled";
  17. poll-interval = <20>;
  18. reset {
  19. label = "reset";
  20. gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
  21. linux,code = <KEY_RESTART>;
  22. };
  23. };
  24. };
  25. &pinctrl {
  26. state_default: pinctrl0 {
  27. gpio {
  28. ralink,group = "wdt";
  29. ralink,function = "gpio";
  30. };
  31. };
  32. };
  33. &spi0 {
  34. status = "okay";
  35. m25p80@0 {
  36. compatible = "jedec,spi-nor";
  37. reg = <0>;
  38. spi-max-frequency = <10000000>;
  39. m25p,chunked-io = <32>;
  40. partitions {
  41. compatible = "fixed-partitions";
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. partition@0 {
  45. label = "u-boot";
  46. reg = <0x0 0x30000>;
  47. read-only;
  48. };
  49. partition@30000 {
  50. label = "u-boot-env";
  51. reg = <0x30000 0x10000>;
  52. read-only;
  53. };
  54. factory: partition@40000 {
  55. label = "factory";
  56. reg = <0x40000 0x10000>;
  57. read-only;
  58. };
  59. partition@50000 {
  60. label = "firmware";
  61. reg = <0x50000 0xfb0000>;
  62. };
  63. };
  64. };
  65. };
  66. &ethernet {
  67. mtd-mac-address = <&factory 0xe000>;
  68. };
  69. &pcie {
  70. status = "okay";
  71. };
  72. &pcie0 {
  73. mt76@0,0 {
  74. reg = <0x0000 0 0 0 0>;
  75. mediatek,mtd-eeprom = <&factory 0x8000>;
  76. ieee80211-freq-limit = <5000000 6000000>;
  77. };
  78. };
  79. &pcie1 {
  80. mt76@0,0 {
  81. reg = <0x0000 0 0 0 0>;
  82. mediatek,mtd-eeprom = <&factory 0x0000>;
  83. ieee80211-freq-limit = <2400000 2500000>;
  84. };
  85. };
  86. &sdhci {
  87. status = "okay";
  88. };