1
0

rt5350.dtsi 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,rt5350-soc";
  5. cpus {
  6. #address-cells = <1>;
  7. #size-cells = <0>;
  8. cpu@0 {
  9. compatible = "mips,mips24KEc";
  10. reg = <0>;
  11. };
  12. };
  13. chosen {
  14. bootargs = "console=ttyS0,57600";
  15. };
  16. cpuintc: cpuintc {
  17. #address-cells = <0>;
  18. #interrupt-cells = <1>;
  19. interrupt-controller;
  20. compatible = "mti,cpu-interrupt-controller";
  21. };
  22. aliases {
  23. spi0 = &spi0;
  24. spi1 = &spi1;
  25. serial0 = &uartlite;
  26. };
  27. palmbus: palmbus@10000000 {
  28. compatible = "palmbus";
  29. reg = <0x10000000 0x200000>;
  30. ranges = <0x0 0x10000000 0x1FFFFF>;
  31. #address-cells = <1>;
  32. #size-cells = <1>;
  33. sysc: sysc@0 {
  34. compatible = "ralink,rt5350-sysc", "ralink,rt3050-sysc", "syscon";
  35. reg = <0x0 0x100>;
  36. };
  37. timer: timer@100 {
  38. compatible = "ralink,rt5350-timer", "ralink,rt2880-timer";
  39. reg = <0x100 0x20>;
  40. interrupt-parent = <&intc>;
  41. interrupts = <1>;
  42. };
  43. watchdog: watchdog@120 {
  44. compatible = "ralink,rt5350-wdt", "ralink,rt2880-wdt";
  45. reg = <0x120 0x10>;
  46. resets = <&rstctrl 8>;
  47. reset-names = "wdt";
  48. interrupt-parent = <&intc>;
  49. interrupts = <1>;
  50. };
  51. intc: intc@200 {
  52. compatible = "ralink,rt5350-intc", "ralink,rt2880-intc";
  53. reg = <0x200 0x100>;
  54. resets = <&rstctrl 19>;
  55. reset-names = "intc";
  56. interrupt-controller;
  57. #interrupt-cells = <1>;
  58. interrupt-parent = <&cpuintc>;
  59. interrupts = <2>;
  60. };
  61. memc: memc@300 {
  62. compatible = "ralink,rt5350-memc", "ralink,rt3050-memc";
  63. reg = <0x300 0x100>;
  64. resets = <&rstctrl 20>;
  65. reset-names = "mc";
  66. interrupt-parent = <&intc>;
  67. interrupts = <3>;
  68. };
  69. uart: uart@500 {
  70. compatible = "ralink,rt5350-uart", "ralink,rt2880-uart", "ns16550a";
  71. reg = <0x500 0x100>;
  72. resets = <&rstctrl 12>;
  73. reset-names = "uart";
  74. interrupt-parent = <&intc>;
  75. interrupts = <5>;
  76. reg-shift = <2>;
  77. status = "disabled";
  78. };
  79. gpio0: gpio@600 {
  80. compatible = "ralink,rt5350-gpio", "ralink,rt2880-gpio";
  81. reg = <0x600 0x34>;
  82. resets = <&rstctrl 13>;
  83. reset-names = "pio";
  84. interrupt-parent = <&intc>;
  85. interrupts = <6>;
  86. gpio-controller;
  87. #gpio-cells = <2>;
  88. ralink,gpio-base = <0>;
  89. ralink,nr-gpio = <22>;
  90. ralink,register-map = [ 00 04 08 0c
  91. 20 24 28 2c
  92. 30 34 ];
  93. };
  94. gpio1: gpio@660 {
  95. compatible = "ralink,rt5350-gpio", "ralink,rt2880-gpio";
  96. reg = <0x660 0x24>;
  97. interrupt-parent = <&intc>;
  98. interrupts = <6>;
  99. gpio-controller;
  100. #gpio-cells = <2>;
  101. ralink,gpio-base = <22>;
  102. ralink,nr-gpio = <6>;
  103. ralink,register-map = [ 00 04 08 0c
  104. 10 14 18 1c
  105. 20 24 ];
  106. status = "disabled";
  107. };
  108. i2c: i2c@900 {
  109. compatible = "ralink,rt2880-i2c";
  110. reg = <0x900 0x100>;
  111. resets = <&rstctrl 16>;
  112. reset-names = "i2c";
  113. #address-cells = <1>;
  114. #size-cells = <0>;
  115. pinctrl-names = "default";
  116. pinctrl-0 = <&i2c_pins>;
  117. status = "disabled";
  118. };
  119. i2s: i2s@a00 {
  120. compatible = "ralink,rt3352-i2s";
  121. reg = <0xa00 0x100>;
  122. resets = <&rstctrl 17>;
  123. reset-names = "i2s";
  124. interrupt-parent = <&intc>;
  125. interrupts = <10>;
  126. txdma-req = <2>;
  127. rxdma-req = <3>;
  128. dmas = <&gdma 4>,
  129. <&gdma 6>;
  130. dma-names = "tx", "rx";
  131. status = "disabled";
  132. };
  133. spi0: spi@b00 {
  134. compatible = "ralink,rt5350-spi", "ralink,rt2880-spi";
  135. reg = <0xb00 0x40>;
  136. resets = <&rstctrl 18>;
  137. reset-names = "spi";
  138. #address-cells = <1>;
  139. #size-cells = <0>;
  140. pinctrl-names = "default";
  141. pinctrl-0 = <&spi_pins>;
  142. status = "disabled";
  143. };
  144. spi1: spi@b40 {
  145. compatible = "ralink,rt5350-spi", "ralink,rt2880-spi";
  146. reg = <0xb40 0x60>;
  147. resets = <&rstctrl 18>;
  148. reset-names = "spi";
  149. #address-cells = <1>;
  150. #size-cells = <0>;
  151. pinctrl-names = "default";
  152. pinctrl-0 = <&spi_cs1>;
  153. status = "disabled";
  154. };
  155. uartlite: uartlite@c00 {
  156. compatible = "ralink,rt5350-uart", "ralink,rt2880-uart", "ns16550a";
  157. reg = <0xc00 0x100>;
  158. resets = <&rstctrl 19>;
  159. reset-names = "uartl";
  160. interrupt-parent = <&intc>;
  161. interrupts = <12>;
  162. pinctrl-names = "default";
  163. pinctrl-0 = <&uartlite_pins>;
  164. reg-shift = <2>;
  165. };
  166. systick: systick@d00 {
  167. compatible = "ralink,rt5350-systick", "ralink,cevt-systick";
  168. reg = <0xd00 0x10>;
  169. interrupt-parent = <&cpuintc>;
  170. interrupts = <7>;
  171. };
  172. pcm: pcm@2000 {
  173. compatible = "ralink,rt5350-pcm";
  174. reg = <0x2000 0x800>;
  175. resets = <&rstctrl 11>;
  176. reset-names = "pcm";
  177. interrupt-parent = <&intc>;
  178. interrupts = <4>;
  179. status = "disabled";
  180. };
  181. gdma: gdma@2800 {
  182. compatible = "ralink,rt3883-gdma";
  183. reg = <0x2800 0x800>;
  184. resets = <&rstctrl 14>;
  185. reset-names = "dma";
  186. interrupt-parent = <&intc>;
  187. interrupts = <7>;
  188. #dma-cells = <1>;
  189. #dma-channels = <16>;
  190. #dma-requests = <16>;
  191. status = "disabled";
  192. };
  193. };
  194. pinctrl: pinctrl {
  195. compatible = "ralink,rt2880-pinmux";
  196. pinctrl-names = "default";
  197. pinctrl-0 = <&state_default>;
  198. state_default: pinctrl0 {
  199. };
  200. i2c_pins: i2c {
  201. i2c {
  202. ralink,group = "i2c";
  203. ralink,function = "i2c";
  204. };
  205. };
  206. spi_pins: spi {
  207. spi {
  208. ralink,group = "spi";
  209. ralink,function = "spi";
  210. };
  211. };
  212. phy_led_pins: phy_led {
  213. phy_led {
  214. ralink,group = "led";
  215. ralink,function = "led";
  216. };
  217. };
  218. uartlite_pins: uartlite {
  219. uart {
  220. ralink,group = "uartlite";
  221. ralink,function = "uartlite";
  222. };
  223. };
  224. uartf_pins: uartf {
  225. uartf {
  226. ralink,group = "uartf";
  227. ralink,function = "uartf";
  228. };
  229. };
  230. spi_cs1: spi1 {
  231. spi1 {
  232. ralink,group = "spi_cs1";
  233. ralink,function = "spi_cs1";
  234. };
  235. };
  236. };
  237. rstctrl: rstctrl {
  238. compatible = "ralink,rt5350-reset", "ralink,rt2880-reset";
  239. #reset-cells = <1>;
  240. };
  241. clkctrl: clkctrl {
  242. compatible = "ralink,rt2880-clock";
  243. #clock-cells = <1>;
  244. };
  245. usbphy: usbphy {
  246. compatible = "ralink,rt3352-usbphy";
  247. #phy-cells = <0>;
  248. ralink,sysctl = <&sysc>;
  249. resets = <&rstctrl 22 &rstctrl 25>;
  250. reset-names = "host", "device";
  251. clocks = <&clkctrl 18>;
  252. clock-names = "host";
  253. };
  254. ethernet: ethernet@10100000 {
  255. compatible = "ralink,rt5350-eth";
  256. reg = <0x10100000 0x10000>;
  257. resets = <&rstctrl 21 &rstctrl 23>;
  258. reset-names = "fe", "esw";
  259. interrupt-parent = <&cpuintc>;
  260. interrupts = <5>;
  261. mediatek,switch = <&esw>;
  262. };
  263. esw: esw@10110000 {
  264. compatible = "ralink,rt5350-esw", "ralink,rt3050-esw";
  265. reg = <0x10110000 0x8000>;
  266. resets = <&rstctrl 23>;
  267. reset-names = "esw";
  268. interrupt-parent = <&intc>;
  269. interrupts = <17>;
  270. };
  271. wmac: wmac@10180000 {
  272. compatible = "ralink,rt5350-wmac", "ralink,rt2880-wmac";
  273. reg = <0x10180000 0x40000>;
  274. interrupt-parent = <&cpuintc>;
  275. interrupts = <6>;
  276. ralink,eeprom = "soc_wmac.eeprom";
  277. };
  278. ehci: ehci@101c0000 {
  279. #address-cells = <1>;
  280. #size-cells = <0>;
  281. compatible = "generic-ehci";
  282. reg = <0x101c0000 0x1000>;
  283. phys = <&usbphy>;
  284. phy-names = "usb";
  285. interrupt-parent = <&intc>;
  286. interrupts = <18>;
  287. ehci_port1: port@1 {
  288. reg = <1>;
  289. #trigger-source-cells = <0>;
  290. };
  291. };
  292. ohci: ohci@101c1000 {
  293. #address-cells = <1>;
  294. #size-cells = <0>;
  295. compatible = "generic-ohci";
  296. reg = <0x101c1000 0x1000>;
  297. phys = <&usbphy>;
  298. phy-names = "usb";
  299. interrupt-parent = <&intc>;
  300. interrupts = <18>;
  301. ohci_port1: port@1 {
  302. reg = <1>;
  303. #trigger-source-cells = <0>;
  304. };
  305. };
  306. };