psci.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * ARM Power State and Coordination Interface (PSCI) header
  3. *
  4. * This header holds common PSCI defines and macros shared
  5. * by: ARM kernel, ARM64 kernel, KVM ARM/ARM64 and user space.
  6. *
  7. * Copyright (C) 2014 Linaro Ltd.
  8. * Author: Anup Patel <anup.patel@linaro.org>
  9. */
  10. #ifndef _UAPI_LINUX_PSCI_H
  11. #define _UAPI_LINUX_PSCI_H
  12. /*
  13. * PSCI v0.1 interface
  14. *
  15. * The PSCI v0.1 function numbers are implementation defined.
  16. *
  17. * Only PSCI return values such as: SUCCESS, NOT_SUPPORTED,
  18. * INVALID_PARAMS, and DENIED defined below are applicable
  19. * to PSCI v0.1.
  20. */
  21. /* PSCI v0.2 interface */
  22. #define PSCI_0_2_FN_BASE 0x84000000
  23. #define PSCI_0_2_FN(n) (PSCI_0_2_FN_BASE + (n))
  24. #define PSCI_0_2_64BIT 0x40000000
  25. #define PSCI_0_2_FN64_BASE \
  26. (PSCI_0_2_FN_BASE + PSCI_0_2_64BIT)
  27. #define PSCI_0_2_FN64(n) (PSCI_0_2_FN64_BASE + (n))
  28. #define PSCI_0_2_FN_PSCI_VERSION PSCI_0_2_FN(0)
  29. #define PSCI_0_2_FN_CPU_SUSPEND PSCI_0_2_FN(1)
  30. #define PSCI_0_2_FN_CPU_OFF PSCI_0_2_FN(2)
  31. #define PSCI_0_2_FN_CPU_ON PSCI_0_2_FN(3)
  32. #define PSCI_0_2_FN_AFFINITY_INFO PSCI_0_2_FN(4)
  33. #define PSCI_0_2_FN_MIGRATE PSCI_0_2_FN(5)
  34. #define PSCI_0_2_FN_MIGRATE_INFO_TYPE PSCI_0_2_FN(6)
  35. #define PSCI_0_2_FN_MIGRATE_INFO_UP_CPU PSCI_0_2_FN(7)
  36. #define PSCI_0_2_FN_SYSTEM_OFF PSCI_0_2_FN(8)
  37. #define PSCI_0_2_FN_SYSTEM_RESET PSCI_0_2_FN(9)
  38. #define PSCI_0_2_FN64_CPU_SUSPEND PSCI_0_2_FN64(1)
  39. #define PSCI_0_2_FN64_CPU_ON PSCI_0_2_FN64(3)
  40. #define PSCI_0_2_FN64_AFFINITY_INFO PSCI_0_2_FN64(4)
  41. #define PSCI_0_2_FN64_MIGRATE PSCI_0_2_FN64(5)
  42. #define PSCI_0_2_FN64_MIGRATE_INFO_UP_CPU PSCI_0_2_FN64(7)
  43. #define PSCI_1_0_FN_PSCI_FEATURES PSCI_0_2_FN(10)
  44. #define PSCI_1_0_FN_SYSTEM_SUSPEND PSCI_0_2_FN(14)
  45. #define PSCI_1_0_FN64_SYSTEM_SUSPEND PSCI_0_2_FN64(14)
  46. /* PSCI v0.2 power state encoding for CPU_SUSPEND function */
  47. #define PSCI_0_2_POWER_STATE_ID_MASK 0xffff
  48. #define PSCI_0_2_POWER_STATE_ID_SHIFT 0
  49. #define PSCI_0_2_POWER_STATE_TYPE_SHIFT 16
  50. #define PSCI_0_2_POWER_STATE_TYPE_MASK \
  51. (0x1 << PSCI_0_2_POWER_STATE_TYPE_SHIFT)
  52. #define PSCI_0_2_POWER_STATE_AFFL_SHIFT 24
  53. #define PSCI_0_2_POWER_STATE_AFFL_MASK \
  54. (0x3 << PSCI_0_2_POWER_STATE_AFFL_SHIFT)
  55. /* PSCI extended power state encoding for CPU_SUSPEND function */
  56. #define PSCI_1_0_EXT_POWER_STATE_ID_MASK 0xfffffff
  57. #define PSCI_1_0_EXT_POWER_STATE_ID_SHIFT 0
  58. #define PSCI_1_0_EXT_POWER_STATE_TYPE_SHIFT 30
  59. #define PSCI_1_0_EXT_POWER_STATE_TYPE_MASK \
  60. (0x1 << PSCI_1_0_EXT_POWER_STATE_TYPE_SHIFT)
  61. /* PSCI v0.2 affinity level state returned by AFFINITY_INFO */
  62. #define PSCI_0_2_AFFINITY_LEVEL_ON 0
  63. #define PSCI_0_2_AFFINITY_LEVEL_OFF 1
  64. #define PSCI_0_2_AFFINITY_LEVEL_ON_PENDING 2
  65. /* PSCI v0.2 multicore support in Trusted OS returned by MIGRATE_INFO_TYPE */
  66. #define PSCI_0_2_TOS_UP_MIGRATE 0
  67. #define PSCI_0_2_TOS_UP_NO_MIGRATE 1
  68. #define PSCI_0_2_TOS_MP 2
  69. /* PSCI version decoding (independent of PSCI version) */
  70. #define PSCI_VERSION_MAJOR_SHIFT 16
  71. #define PSCI_VERSION_MINOR_MASK \
  72. ((1U << PSCI_VERSION_MAJOR_SHIFT) - 1)
  73. #define PSCI_VERSION_MAJOR_MASK ~PSCI_VERSION_MINOR_MASK
  74. #define PSCI_VERSION_MAJOR(ver) \
  75. (((ver) & PSCI_VERSION_MAJOR_MASK) >> PSCI_VERSION_MAJOR_SHIFT)
  76. #define PSCI_VERSION_MINOR(ver) \
  77. ((ver) & PSCI_VERSION_MINOR_MASK)
  78. /* PSCI features decoding (>=1.0) */
  79. #define PSCI_1_0_FEATURES_CPU_SUSPEND_PF_SHIFT 1
  80. #define PSCI_1_0_FEATURES_CPU_SUSPEND_PF_MASK \
  81. (0x1 << PSCI_1_0_FEATURES_CPU_SUSPEND_PF_SHIFT)
  82. /* PSCI return values (inclusive of all PSCI versions) */
  83. #define PSCI_RET_SUCCESS 0
  84. #define PSCI_RET_NOT_SUPPORTED -1
  85. #define PSCI_RET_INVALID_PARAMS -2
  86. #define PSCI_RET_DENIED -3
  87. #define PSCI_RET_ALREADY_ON -4
  88. #define PSCI_RET_ON_PENDING -5
  89. #define PSCI_RET_INTERNAL_FAILURE -6
  90. #define PSCI_RET_NOT_PRESENT -7
  91. #define PSCI_RET_DISABLED -8
  92. #define PSCI_RET_INVALID_ADDRESS -9
  93. #endif /* _UAPI_LINUX_PSCI_H */