VOCORE2.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /dts-v1/;
  2. #include "mt7628an.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "vocore,VoCore2", "mediatek,mt7628an-soc";
  7. model = "VoCore2";
  8. chosen {
  9. bootargs = "console=ttyS2,115200";
  10. };
  11. memory@0 {
  12. device_type = "memory";
  13. reg = <0x0 0x4000000>;
  14. };
  15. gpio-leds {
  16. compatible = "gpio-leds";
  17. status {
  18. label = "vocore2:fuchsia:status";
  19. gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
  20. };
  21. };
  22. };
  23. &pinctrl {
  24. state_default: pinctrl0 {
  25. gpio {
  26. ralink,group = "refclk", "gpio";
  27. ralink,function = "gpio";
  28. };
  29. agpio {
  30. ralink,group = "agpio";
  31. ralink,function = "uart2";
  32. };
  33. };
  34. uart1_pins: uart1 {
  35. uart1 {
  36. ralink,group = "uart1";
  37. ralink,function = "uart1";
  38. };
  39. };
  40. uart2_pins: uart2 {
  41. uart2 {
  42. ralink,group = "spis";
  43. ralink,function = "pwm";
  44. };
  45. };
  46. };
  47. &wmac {
  48. status = "okay";
  49. ralink,mtd-eeprom = <&factory 0x4>;
  50. };
  51. &spi0 {
  52. status = "okay";
  53. m25p80@0 {
  54. #address-cells = <1>;
  55. #size-cells = <1>;
  56. compatible = "jedec,spi-nor";
  57. reg = <0>;
  58. spi-max-frequency = <10000000>;
  59. m25p,chunked-io = <32>;
  60. partition@0 {
  61. label = "u-boot";
  62. reg = <0x0 0x30000>;
  63. read-only;
  64. };
  65. partition@30000 {
  66. label = "u-boot-env";
  67. reg = <0x30000 0x10000>;
  68. read-only;
  69. };
  70. factory: partition@40000 {
  71. label = "factory";
  72. reg = <0x40000 0x10000>;
  73. read-only;
  74. };
  75. partition@50000 {
  76. label = "firmware";
  77. reg = <0x50000 0xfb0000>;
  78. };
  79. };
  80. };
  81. &esw {
  82. mediatek,portmap = <0x7>;
  83. mediatek,portdisable = <0x3a>;
  84. };
  85. &i2s {
  86. status = "okay";
  87. };
  88. &gdma {
  89. status = "okay";
  90. };
  91. &pwm {
  92. status = "okay";
  93. };
  94. &uart1 {
  95. status = "okay";
  96. };
  97. &uart2 {
  98. status = "okay";
  99. };