1
0

MT7620a_V22SG.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  6. model = "Ralink MT7620a V22SG High Power evaluation board";
  7. gpio-keys-polled {
  8. compatible = "gpio-keys-polled";
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. poll-interval = <20>;
  12. reset {
  13. label = "reset";
  14. gpios = <&gpio0 1 1>;
  15. linux,code = <KEY_RESTART>;
  16. };
  17. aoss {
  18. label = "aoss";
  19. gpios = <&gpio0 2 1>;
  20. linux,code = <KEY_WPS_BUTTON>;
  21. };
  22. };
  23. nand {
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. compatible = "mtk,mt7620-nand";
  27. partition@0 {
  28. label = "u-boot";
  29. reg = <0x0 0x40000>;
  30. read-only;
  31. };
  32. partition@40000 {
  33. label = "u-boot-env";
  34. reg = <0x40000 0x20000>;
  35. read-only;
  36. };
  37. factory: partition@60000 {
  38. label = "factory";
  39. reg = <0x60000 0x20000>;
  40. read-only;
  41. };
  42. partition@80000 {
  43. label = "firmware";
  44. reg = <0x80000 0x7f80000>;
  45. };
  46. };
  47. };
  48. &pinctrl {
  49. state_default: pinctrl0 {
  50. gpio {
  51. ralink,group = "i2c", "uartf", "spi";
  52. ralink,function = "gpio";
  53. };
  54. };
  55. };
  56. &ethernet {
  57. status = "okay";
  58. pinctrl-names = "default";
  59. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  60. mediatek,portmap = "llllw";
  61. port@4 {
  62. status = "okay";
  63. phy-handle = <&phy4>;
  64. phy-mode = "rgmii";
  65. };
  66. port@5 {
  67. status = "okay";
  68. phy-handle = <&phy5>;
  69. phy-mode = "rgmii";
  70. };
  71. mdio-bus {
  72. status = "okay";
  73. phy4: ethernet-phy@4 {
  74. reg = <4>;
  75. phy-mode = "rgmii";
  76. };
  77. phy5: ethernet-phy@5 {
  78. reg = <5>;
  79. phy-mode = "rgmii";
  80. };
  81. };
  82. };
  83. &gsw {
  84. mediatek,port4 = "gmac";
  85. };
  86. &pcie {
  87. status = "okay";
  88. };
  89. &ehci {
  90. status = "okay";
  91. };
  92. &ohci {
  93. status = "okay";
  94. };