WIZFI630A.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /dts-v1/;
  2. #include "rt5350.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "wizfi630a", "ralink,rt5350-soc";
  6. model = "WIZnet WizFi630A";
  7. chosen {
  8. bootargs = "console=ttyS1,115200";
  9. };
  10. gpio-export {
  11. compatible = "gpio-export";
  12. #size-cells = <0>;
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. run {
  17. label = "wizfi630a::run";
  18. gpios = <&gpio0 1 1>;
  19. };
  20. wps {
  21. label = "wizfi630a::wps";
  22. gpios = <&gpio0 20 1>;
  23. };
  24. uart1 {
  25. label = "wizfi630a::uart1";
  26. gpios = <&gpio0 18 1>;
  27. };
  28. uart2 {
  29. label = "wizfi630a::uart2";
  30. gpios = <&gpio0 21 1>;
  31. };
  32. };
  33. gpio-keys-polled {
  34. compatible = "gpio-keys-polled";
  35. #address-cells = <1>;
  36. #size-cells = <0>;
  37. poll-interval = <20>;
  38. reset {
  39. label = "reset";
  40. gpios = <&gpio0 17 1>;
  41. linux,code = <KEY_RESTART>;
  42. };
  43. wps {
  44. label = "wps";
  45. gpios = <&gpio0 0 1>;
  46. linux,code = <KEY_WPS_BUTTON>;
  47. };
  48. scm1 {
  49. label = "SCM1";
  50. gpios = <&gpio0 19 1>;
  51. linux,code = <BTN_0>;
  52. };
  53. scm2 {
  54. label = "SCM2";
  55. gpios = <&gpio0 2 1>;
  56. linux,code = <BTN_1>;
  57. };
  58. };
  59. };
  60. &gpio1 {
  61. status = "okay";
  62. };
  63. &spi0 {
  64. status = "okay";
  65. m25p80@0 {
  66. #address-cells = <1>;
  67. #size-cells = <1>;
  68. compatible = "jedec,spi-nor";
  69. reg = <0>;
  70. linux,modalias = "m25p80", "w25q128";
  71. spi-max-frequency = <10000000>;
  72. partition@0 {
  73. #size-cells = <1>;
  74. label = "uboot";
  75. reg = <0x0 0x30000>;
  76. read-only;
  77. };
  78. partition@30000 {
  79. #size-cells = <1>;
  80. label = "uboot-env";
  81. reg = <0x30000 0x10000>;
  82. read-only;
  83. };
  84. factory: partition@40000 {
  85. #size-cells = <1>;
  86. label = "factory";
  87. reg = <0x40000 0x10000>;
  88. read-only;
  89. };
  90. partition@50000 {
  91. #size-cells = <1>;
  92. label = "firmware";
  93. reg = <0x50000 0xfb0000>;
  94. };
  95. };
  96. };
  97. &uart {
  98. compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a";
  99. reg = <0x500 0x100>;
  100. resets = <&rstctrl 12>;
  101. reset-names = "uart";
  102. interrupt-parent = <&intc>;
  103. interrupts = <5>;
  104. reg-shift = <2>;
  105. pinctrl-names = "default";
  106. pinctrl-0 = <&uartf_pins>;
  107. status = "okay";
  108. };
  109. &uartlite {
  110. compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a";
  111. reg = <0xc00 0x100>;
  112. resets = <&rstctrl 19>;
  113. reset-names = "uartl";
  114. interrupt-parent = <&intc>;
  115. interrupts = <12>;
  116. reg-shift = <2>;
  117. pinctrl-names = "default";
  118. pinctrl-0 = <&uartlite_pins>;
  119. };
  120. &pinctrl {
  121. state_default: pinctrl0 {
  122. gpio {
  123. ralink,group = "i2c", "jtag" ;
  124. ralink,function = "gpio";
  125. };
  126. };
  127. uartf_gpio_pins: uartf_gpio {
  128. uartf_gpio {
  129. ralink,group = "uartf";
  130. ralink,function = "uartf";
  131. };
  132. };
  133. uartlite_pins: uartlite {
  134. uart {
  135. ralink,group = "uartlite";
  136. ralink,function = "uartlite";
  137. };
  138. };
  139. };
  140. &ethernet {
  141. mtd-mac-address = <&factory 0x4>;
  142. };
  143. &esw {
  144. mediatek,portmap = <0x17>;
  145. };
  146. &wmac {
  147. ralink,mtd-eeprom = <&factory 0>;
  148. };
  149. &ehci {
  150. status = "okay";
  151. };
  152. &ohci {
  153. status = "okay";
  154. };