1
0

DB-WRT01.dts 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "ralink,mt7620a-soc";
  6. model = "Planex DB-WRT01";
  7. gpio-leds {
  8. compatible = "gpio-leds";
  9. power {
  10. label = "db-wrt01:orange:power";
  11. gpios = <&gpio1 1 1>;
  12. };
  13. };
  14. gpio-keys-polled {
  15. compatible = "gpio-keys-polled";
  16. #address-cells = <1>;
  17. #size-cells = <0>;
  18. poll-interval = <20>;
  19. s1 {
  20. label = "wps";
  21. gpios = <&gpio0 2 1>;
  22. linux,code = <KEY_WPS_BUTTON>;
  23. };
  24. };
  25. };
  26. &gpio1 {
  27. status = "okay";
  28. };
  29. &spi0 {
  30. status = "okay";
  31. m25p80@0 {
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. compatible = "jedec,spi-nor";
  35. reg = <0>;
  36. spi-max-frequency = <10000000>;
  37. partition@0 {
  38. label = "u-boot";
  39. reg = <0x0 0x30000>;
  40. read-only;
  41. };
  42. partition@30000 {
  43. label = "u-boot-env";
  44. reg = <0x30000 0x10000>;
  45. read-only;
  46. };
  47. factory: partition@40000 {
  48. label = "factory";
  49. reg = <0x40000 0x10000>;
  50. read-only;
  51. };
  52. partition@50000 {
  53. label = "firmware";
  54. reg = <0x50000 0x7b0000>;
  55. };
  56. };
  57. };
  58. &pinctrl {
  59. state_default: pinctrl0 {
  60. gpio {
  61. ralink,group = "i2c", "spi refclk", "rgmii1";
  62. ralink,function = "gpio";
  63. };
  64. };
  65. };
  66. &ethernet {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&ephy_pins>;
  69. mtd-mac-address = <&factory 0x4>;
  70. mediatek,portmap = "llllw";
  71. };
  72. &gsw {
  73. mediatek,port4 = "ephy";
  74. };
  75. &wmac {
  76. ralink,mtd-eeprom = <&factory 0>;
  77. };
  78. &pcie {
  79. status = "okay";
  80. };