NIXCORE.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. #include "rt5350.dtsi"
  2. / {
  3. compatible = "Nixcore", "ralink,rt5350-soc";
  4. chosen {
  5. bootargs = "console=ttyS1,57600";
  6. };
  7. gpio-export {
  8. compatible = "gpio-export";
  9. #size-cells = <0>;
  10. gpio0 {
  11. gpio-export,name = "gpio0";
  12. gpio-export,direction_may_change = <1>;
  13. gpios = <&gpio0 0 0>;
  14. };
  15. gpio1 {
  16. gpio-export,name = "gpio1";
  17. gpio-export,direction_may_change = <1>;
  18. gpios = <&gpio1 0 0>;
  19. };
  20. /* GPIOs 1-6 are I2C,SPI */
  21. /* GPIO 7-14 are uart1 */
  22. /* GPIOs 15 & 16 are uart2 */
  23. /* JTAG */
  24. gpio17 {
  25. /* JTAG_TDO */
  26. gpio-export,name = "gpio17";
  27. gpio-export,direction_may_change = <1>;
  28. gpios = <&gpio0 17 0>;
  29. };
  30. gpio18 {
  31. /* JTAG_TDI */
  32. gpio-export,name = "gpio18";
  33. gpio-export,direction_may_change = <1>;
  34. gpios = <&gpio0 18 0>;
  35. };
  36. gpio19 {
  37. /* JTAG_TMS */
  38. gpio-export,name = "gpio19";
  39. gpio-export,direction_may_change = <1>;
  40. gpios = <&gpio0 19 0>;
  41. };
  42. gpio20 {
  43. /* JTAG_TCLK */
  44. gpio-export,name = "gpio20";
  45. gpio-export,direction_may_change = <1>;
  46. gpios = <&gpio0 20 0>;
  47. };
  48. gpio21 {
  49. /* JTAG_TRST_N */
  50. gpio-export,name = "gpio21";
  51. gpio-export,direction_may_change = <1>;
  52. gpios = <&gpio0 21 0>;
  53. };
  54. /* ETH LEDs */
  55. /*
  56. gpio22 {
  57. gpio-export,name = "gpio22";
  58. gpio-export,direction_may_change = <1>;
  59. gpios = <&gpio1 0 0>;
  60. };
  61. gpio23 {
  62. gpio-export,name = "gpio23";
  63. gpio-export,direction_may_change = <1>;
  64. gpios = <&gpio1 1 0>;
  65. };
  66. gpio24 {
  67. gpio-export,name = "gpio24";
  68. gpio-export,direction_may_change = <1>;
  69. gpios = <&gpio1 2 0>;
  70. };
  71. gpio25 {
  72. gpio-export,name = "gpio25";
  73. gpio-export,direction_may_change = <1>;
  74. gpios = <&gpio1 3 0>;
  75. };
  76. */
  77. gpio26 {
  78. /* ETH4_LED */
  79. gpio-export,name = "gpio26";
  80. gpio-export,direction_may_change = <1>;
  81. gpios = <&gpio1 4 0>;
  82. };
  83. gpio27 {
  84. /* spi_cs1 */
  85. gpio-export,name = "gpio27";
  86. gpio-export,direction_may_change = <1>;
  87. gpios = <&gpio1 5 0>;
  88. };
  89. };
  90. };
  91. &gpio0 {
  92. status = "okay";
  93. };
  94. &gpio1 {
  95. status = "okay";
  96. };
  97. &i2c {
  98. status = "okay";
  99. };
  100. &uart {
  101. status = "okay";
  102. reset-names = "gpio uartf";
  103. };
  104. &pinctrl {
  105. state_default: pinctrl0 {
  106. gpio {
  107. ralink,group = "jtag", "led", "spi_cs1";
  108. ralink,function = "gpio";
  109. };
  110. };
  111. };
  112. &ethernet {
  113. mtd-mac-address = <&factory 0x4>;
  114. };
  115. &esw {
  116. mediatek,portmap = <0x17>;
  117. };
  118. &wmac {
  119. ralink,mtd-eeprom = <&factory 0>;
  120. };
  121. &ehci {
  122. status = "okay";
  123. };
  124. &ohci {
  125. status = "okay";
  126. };