WR512-3GN-8M.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "WR512-3GN", "ralink,rt3052-soc";
  6. model = "WR512-3GN (8M)";
  7. cfi@1f000000 {
  8. compatible = "cfi-flash";
  9. reg = <0x1f000000 0x800000>;
  10. bank-width = <2>;
  11. device-width = <2>;
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. partition@0 {
  15. label = "u-boot";
  16. reg = <0x0 0x30000>;
  17. read-only;
  18. };
  19. partition@30000 {
  20. label = "u-boot-env";
  21. reg = <0x30000 0x10000>;
  22. read-only;
  23. };
  24. factory: partition@40000 {
  25. label = "factory";
  26. reg = <0x40000 0x10000>;
  27. read-only;
  28. };
  29. partition@50000 {
  30. label = "firmware";
  31. reg = <0x50000 0x7b0000>;
  32. };
  33. };
  34. gpio-leds {
  35. compatible = "gpio-leds";
  36. 3g {
  37. label = "wr512-3gn:green:3g";
  38. gpios = <&gpio0 9 1>;
  39. };
  40. gateway {
  41. label = "wr512-3gn:green:gateway";
  42. gpios = <&gpio0 11 1>;
  43. };
  44. ap {
  45. label = "wr512-3gn:green:ap";
  46. gpios = <&gpio0 12 1>;
  47. };
  48. wps {
  49. label = "wr512-3gn:green:wps";
  50. gpios = <&gpio0 14 1>;
  51. };
  52. station {
  53. label = "wr512-3gn:green:station";
  54. gpios = <&gpio0 13 1>;
  55. };
  56. };
  57. gpio-keys-polled {
  58. compatible = "gpio-keys-polled";
  59. #address-cells = <1>;
  60. #size-cells = <0>;
  61. poll-interval = <20>;
  62. reset_wps {
  63. label = "reset_wps";
  64. gpios = <&gpio0 10 1>;
  65. linux,code = <KEY_RESTART>;
  66. };
  67. mode {
  68. label = "mode";
  69. gpios = <&gpio0 7 1>;
  70. linux,code = <BTN_0>;
  71. };
  72. };
  73. };
  74. &pinctrl {
  75. state_default: pinctrl0 {
  76. gpio {
  77. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  78. ralink,function = "gpio";
  79. };
  80. };
  81. };
  82. &esw {
  83. mediatek,portmap = <0x2f>;
  84. };
  85. &wmac {
  86. ralink,mtd-eeprom = <&factory 0>;
  87. };
  88. &otg {
  89. status = "okay";
  90. };