1
0

0010-MIPS-ralink-Add-a-few-missing-clocks.patch 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. From 3b2e7c7c83873f4c073d501c2fff80518e264240 Mon Sep 17 00:00:00 2001
  2. From: John Crispin <blogic@openwrt.org>
  3. Date: Mon, 4 Jan 2016 20:24:00 +0100
  4. Subject: [PATCH] MIPS: ralink: Add a few missing clocks
  5. Signed-off-by: John Crispin <blogic@openwrt.org>
  6. Cc: linux-mips@linux-mips.org
  7. Patchwork: https://patchwork.linux-mips.org/patch/11995/
  8. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
  9. ---
  10. arch/mips/ralink/mt7620.c | 3 +++
  11. arch/mips/ralink/rt305x.c | 1 +
  12. arch/mips/ralink/rt3883.c | 1 +
  13. 3 files changed, 5 insertions(+)
  14. --- a/arch/mips/ralink/mt7620.c
  15. +++ b/arch/mips/ralink/mt7620.c
  16. @@ -456,7 +456,10 @@ void __init ralink_clk_init(void)
  17. ralink_clk_add("10000100.timer", periph_rate);
  18. ralink_clk_add("10000120.watchdog", periph_rate);
  19. ralink_clk_add("10000b00.spi", sys_rate);
  20. + ralink_clk_add("10000b40.spi", sys_rate);
  21. ralink_clk_add("10000c00.uartlite", periph_rate);
  22. + ralink_clk_add("10000d00.uart1", periph_rate);
  23. + ralink_clk_add("10000e00.uart2", periph_rate);
  24. ralink_clk_add("10180000.wmac", xtal_rate);
  25. if (IS_ENABLED(CONFIG_USB) && !is_mt76x8()) {
  26. --- a/arch/mips/ralink/rt305x.c
  27. +++ b/arch/mips/ralink/rt305x.c
  28. @@ -190,6 +190,7 @@ void __init ralink_clk_init(void)
  29. ralink_clk_add("cpu", cpu_rate);
  30. ralink_clk_add("sys", sys_rate);
  31. ralink_clk_add("10000b00.spi", sys_rate);
  32. + ralink_clk_add("10000b40.spi", sys_rate);
  33. ralink_clk_add("10000100.timer", wdt_rate);
  34. ralink_clk_add("10000120.watchdog", wdt_rate);
  35. ralink_clk_add("10000500.uart", uart_rate);
  36. --- a/arch/mips/ralink/rt3883.c
  37. +++ b/arch/mips/ralink/rt3883.c
  38. @@ -99,6 +99,7 @@ void __init ralink_clk_init(void)
  39. ralink_clk_add("10000120.watchdog", sys_rate);
  40. ralink_clk_add("10000500.uart", 40000000);
  41. ralink_clk_add("10000b00.spi", sys_rate);
  42. + ralink_clk_add("10000b40.spi", sys_rate);
  43. ralink_clk_add("10000c00.uartlite", 40000000);
  44. ralink_clk_add("10100000.ethernet", sys_rate);
  45. ralink_clk_add("10180000.wmac", 40000000);