ArcherC20i.dts 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "ralink,mt7620a-soc";
  6. model = "TP-Link Archer C20i";
  7. chosen {
  8. bootargs = "console=ttyS0,115200";
  9. };
  10. gpio-leds {
  11. compatible = "gpio-leds";
  12. lan {
  13. label = "c20i:blue:lan";
  14. gpios = <&gpio0 1 1>;
  15. };
  16. usb {
  17. label = "c20i:blue:usb";
  18. gpios = <&gpio0 11 1>;
  19. };
  20. wps {
  21. label = "c20i:blue:wps";
  22. gpios = <&gpio1 15 1>;
  23. };
  24. wan {
  25. label = "c20i:blue:wan";
  26. gpios = <&gpio2 0 1>;
  27. };
  28. wlan {
  29. label = "c20i:blue:wlan";
  30. gpios = <&gpio3 0 1>;
  31. };
  32. };
  33. gpio-keys {
  34. compatible = "gpio-keys";
  35. #address-cells = <1>;
  36. #size-cells = <0>;
  37. rfkill {
  38. label = "rfkill";
  39. gpios = <&gpio0 2 1>;
  40. linux,code = <KEY_RFKILL>;
  41. };
  42. reset_wps {
  43. label = "reset_wps";
  44. gpios = <&gpio0 13 1>;
  45. linux,code = <KEY_RESTART>;
  46. };
  47. };
  48. };
  49. &gpio1 {
  50. status = "okay";
  51. };
  52. &gpio2 {
  53. status = "okay";
  54. };
  55. &gpio3 {
  56. status = "okay";
  57. };
  58. &spi0 {
  59. status = "okay";
  60. m25p80@0 {
  61. #address-cells = <1>;
  62. #size-cells = <1>;
  63. compatible = "jedec,spi-nor";
  64. reg = <0>;
  65. spi-max-frequency = <10000000>;
  66. partition@0 {
  67. label = "u-boot";
  68. reg = <0x0 0x20000>;
  69. read-only;
  70. };
  71. partition@20000 {
  72. label = "firmware";
  73. reg = <0x20000 0x7a0000>;
  74. };
  75. partition@7c0000 {
  76. label = "config";
  77. reg = <0x7c0000 0x10000>;
  78. };
  79. rom: partition@7d0000 {
  80. label = "rom";
  81. reg = <0x7d0000 0x10000>;
  82. };
  83. partition@7e0000 {
  84. label = "romfile";
  85. reg = <0x7e0000 0x10000>;
  86. };
  87. radio: partition@7f0000 {
  88. label = "radio";
  89. reg = <0x7f0000 0x10000>;
  90. };
  91. };
  92. };
  93. &pinctrl {
  94. state_default: pinctrl0 {
  95. gpio {
  96. ralink,group = "i2c", "uartf", "rgmii1", "rgmii2", "wled", "nd_sd", "ephy", "spi refclk";
  97. ralink,function = "gpio";
  98. };
  99. };
  100. };
  101. &ethernet {
  102. pinctrl-names = "default";
  103. mtd-mac-address = <&rom 0xf100>;
  104. mediatek,portmap = "wllll";
  105. };
  106. &ehci {
  107. status = "okay";
  108. };
  109. &ohci {
  110. status = "okay";
  111. };
  112. &gsw {
  113. mediatek,port4 = "ephy";
  114. };
  115. &wmac {
  116. ralink,mtd-eeprom = <&radio 0>;
  117. };
  118. &pcie {
  119. status = "okay";
  120. pcie-bridge {
  121. mt76@0,0 {
  122. reg = <0x0000 0 0 0 0>;
  123. device_type = "pci";
  124. mediatek,mtd-eeprom = <&radio 32768>;
  125. mediatek,2ghz = <0>;
  126. };
  127. };
  128. };