1
0

VOCORE.dtsi 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195
  1. #include "rt5350.dtsi"
  2. / {
  3. compatible = "VoCore", "ralink,rt5350-soc";
  4. gpio-export {
  5. compatible = "gpio-export";
  6. #size-cells = <0>;
  7. gpio0 {
  8. gpio-export,name = "gpio0";
  9. gpio-export,direction_may_change = <1>;
  10. gpios = <&gpio0 0 0>;
  11. };
  12. /* UARTF */
  13. gpio7 {
  14. /* UARTF_RTS_N */
  15. gpio-export,name = "gpio7";
  16. gpio-export,direction_may_change = <1>;
  17. gpios = <&gpio0 7 0>;
  18. };
  19. gpio8 {
  20. /* UARTF_TXD */
  21. gpio-export,name = "gpio8";
  22. gpio-export,direction_may_change = <1>;
  23. gpios = <&gpio0 8 0>;
  24. };
  25. gpio9 {
  26. /* UARTF_CTS_N */
  27. gpio-export,name = "gpio9";
  28. gpio-export,direction_may_change = <1>;
  29. gpios = <&gpio0 9 0>;
  30. };
  31. gpio12 {
  32. /* UARTF_DCD_N */
  33. gpio-export,name = "gpio12";
  34. gpio-export,direction_may_change = <1>;
  35. gpios = <&gpio0 12 0>;
  36. };
  37. gpio13 {
  38. /* UARTF_DSR_N */
  39. gpio-export,name = "gpio13";
  40. gpio-export,direction_may_change = <1>;
  41. gpios = <&gpio0 13 0>;
  42. };
  43. gpio14 {
  44. /* UARTF_RIN */
  45. gpio-export,name = "gpio14";
  46. gpio-export,direction_may_change = <1>;
  47. gpios = <&gpio0 14 0>;
  48. };
  49. /* JTAG */
  50. gpio17 {
  51. /* JTAG_TDO */
  52. gpio-export,name = "gpio17";
  53. gpio-export,direction_may_change = <1>;
  54. gpios = <&gpio0 17 0>;
  55. };
  56. gpio18 {
  57. /* JTAG_TDI */
  58. gpio-export,name = "gpio18";
  59. gpio-export,direction_may_change = <1>;
  60. gpios = <&gpio0 18 0>;
  61. };
  62. gpio19 {
  63. /* JTAG_TMS */
  64. gpio-export,name = "gpio19";
  65. gpio-export,direction_may_change = <1>;
  66. gpios = <&gpio0 19 0>;
  67. };
  68. gpio20 {
  69. /* JTAG_TCLK */
  70. gpio-export,name = "gpio20";
  71. gpio-export,direction_may_change = <1>;
  72. gpios = <&gpio0 20 0>;
  73. };
  74. gpio21 {
  75. /* JTAG_TRST_N */
  76. gpio-export,name = "gpio21";
  77. gpio-export,direction_may_change = <1>;
  78. gpios = <&gpio0 21 0>;
  79. };
  80. /* ETH LEDs */
  81. gpio22 {
  82. /* ETH0_LED */
  83. gpio-export,name = "gpio22";
  84. gpio-export,direction_may_change = <1>;
  85. gpios = <&gpio1 0 0>;
  86. };
  87. gpio23 {
  88. /* ETH1_LED */
  89. gpio-export,name = "gpio23";
  90. gpio-export,direction_may_change = <1>;
  91. gpios = <&gpio1 1 0>;
  92. };
  93. gpio24 {
  94. /* ETH2_LED */
  95. gpio-export,name = "gpio24";
  96. gpio-export,direction_may_change = <1>;
  97. gpios = <&gpio1 2 0>;
  98. };
  99. gpio25 {
  100. /* ETH3_LED */
  101. gpio-export,name = "gpio25";
  102. gpio-export,direction_may_change = <1>;
  103. gpios = <&gpio1 3 0>;
  104. };
  105. gpio26 {
  106. /* ETH4_LED */
  107. gpio-export,name = "gpio26";
  108. gpio-export,direction_may_change = <1>;
  109. gpios = <&gpio1 4 0>;
  110. };
  111. };
  112. gpio-leds {
  113. compatible = "gpio-leds";
  114. status {
  115. /* UARTF_RXD */
  116. label = "vocore:green:status";
  117. gpios = <&gpio0 10 0>;
  118. };
  119. eth {
  120. /* UARTF_DTR_N */
  121. label = "vocore:orange:eth";
  122. gpios = <&gpio0 11 0>;
  123. };
  124. };
  125. };
  126. &gpio1 {
  127. status = "okay";
  128. };
  129. &i2c {
  130. status = "okay";
  131. };
  132. &pinctrl {
  133. state_default: pinctrl0 {
  134. gpio {
  135. ralink,group = "jtag", "uartf", "led";
  136. ralink,function = "gpio";
  137. };
  138. };
  139. };
  140. &ethernet {
  141. mtd-mac-address = <&factory 0x4>;
  142. };
  143. &esw {
  144. mediatek,portmap = <0x11>;
  145. mediatek,portdisable = <0x2e>;
  146. };
  147. &wmac {
  148. ralink,mtd-eeprom = <&factory 0>;
  149. };
  150. &ehci {
  151. status = "okay";
  152. };
  153. &ohci {
  154. status = "okay";
  155. };
  156. &spi1 {
  157. status = "okay";
  158. spidev@0 {
  159. compatible = "linux,spidev";
  160. spi-max-frequency = <10000000>;
  161. reg = <0>;
  162. };
  163. };